Commit 3eb58df4 authored by Thomas Abraham's avatar Thomas Abraham
Browse files

platform/rdv1mc: remove TZC bypass model parameters



The TZC controllers were bypassed during the platform bringup stage by
using model parameters. Now that the TZC programming in board support
of RD-V1-MC platform is in place, the model parameters used to bypass
the TZC can be removed from the run_model.sh file.

Signed-off-by: Thomas Abraham's avatarThomas Abraham <thomas.abraham@arm.com>
Change-Id: Id333a92252b25178e16b0db67198a1c903fc64e9
parent 2b1b4d25
......@@ -267,105 +267,6 @@ echo
# print the model version.
${MODEL} --version
TZC_BYPASS_PARAMS=" \
-C css0.mem.tzc0.tzc400.rst_gate_keeper=0x0f \
-C css0.mem.tzc0.tzc400.rst_region_attributes_0=0xc000000f \
-C css0.mem.tzc0.tzc400.rst_region_id_access_0=0xffffffff \
-C css0.mem.tzc1.tzc400.rst_gate_keeper=0x0f \
-C css0.mem.tzc1.tzc400.rst_region_attributes_0=0xc000000f \
-C css0.mem.tzc1.tzc400.rst_region_id_access_0=0xffffffff \
-C css0.mem.tzc2.tzc400.rst_gate_keeper=0x0f \
-C css0.mem.tzc2.tzc400.rst_region_attributes_0=0xc000000f \
-C css0.mem.tzc2.tzc400.rst_region_id_access_0=0xffffffff \
-C css0.mem.tzc3.tzc400.rst_gate_keeper=0x0f \
-C css0.mem.tzc3.tzc400.rst_region_attributes_0=0xc000000f \
-C css0.mem.tzc3.tzc400.rst_region_id_access_0=0xffffffff \
-C css0.mem.tzc4.tzc400.rst_gate_keeper=0x0f \
-C css0.mem.tzc4.tzc400.rst_region_attributes_0=0xc000000f \
-C css0.mem.tzc4.tzc400.rst_region_id_access_0=0xffffffff \
-C css0.mem.tzc5.tzc400.rst_gate_keeper=0x0f \
-C css0.mem.tzc5.tzc400.rst_region_attributes_0=0xc000000f \
-C css0.mem.tzc5.tzc400.rst_region_id_access_0=0xffffffff \
-C css0.mem.tzc6.tzc400.rst_gate_keeper=0x0f \
-C css0.mem.tzc6.tzc400.rst_region_attributes_0=0xc000000f \
-C css0.mem.tzc6.tzc400.rst_region_id_access_0=0xffffffff \
-C css0.mem.tzc7.tzc400.rst_gate_keeper=0x0f \
-C css0.mem.tzc7.tzc400.rst_region_attributes_0=0xc000000f \
-C css0.mem.tzc7.tzc400.rst_region_id_access_0=0xffffffff \
-C css1.mem.tzc0.tzc400.rst_gate_keeper=0x0f \
-C css1.mem.tzc0.tzc400.rst_region_attributes_0=0xc000000f \
-C css1.mem.tzc0.tzc400.rst_region_id_access_0=0xffffffff \
-C css1.mem.tzc1.tzc400.rst_gate_keeper=0x0f \
-C css1.mem.tzc1.tzc400.rst_region_attributes_0=0xc000000f \
-C css1.mem.tzc1.tzc400.rst_region_id_access_0=0xffffffff \
-C css1.mem.tzc2.tzc400.rst_gate_keeper=0x0f \
-C css1.mem.tzc2.tzc400.rst_region_attributes_0=0xc000000f \
-C css1.mem.tzc2.tzc400.rst_region_id_access_0=0xffffffff \
-C css1.mem.tzc3.tzc400.rst_gate_keeper=0x0f \
-C css1.mem.tzc3.tzc400.rst_region_attributes_0=0xc000000f \
-C css1.mem.tzc3.tzc400.rst_region_id_access_0=0xffffffff \
-C css1.mem.tzc4.tzc400.rst_gate_keeper=0x0f \
-C css1.mem.tzc4.tzc400.rst_region_attributes_0=0xc000000f \
-C css1.mem.tzc4.tzc400.rst_region_id_access_0=0xffffffff \
-C css1.mem.tzc5.tzc400.rst_gate_keeper=0x0f \
-C css1.mem.tzc5.tzc400.rst_region_attributes_0=0xc000000f \
-C css1.mem.tzc5.tzc400.rst_region_id_access_0=0xffffffff \
-C css1.mem.tzc6.tzc400.rst_gate_keeper=0x0f \
-C css1.mem.tzc6.tzc400.rst_region_attributes_0=0xc000000f \
-C css1.mem.tzc6.tzc400.rst_region_id_access_0=0xffffffff \
-C css1.mem.tzc7.tzc400.rst_gate_keeper=0x0f \
-C css1.mem.tzc7.tzc400.rst_region_attributes_0=0xc000000f \
-C css1.mem.tzc7.tzc400.rst_region_id_access_0=0xffffffff \
-C css2.mem.tzc0.tzc400.rst_gate_keeper=0x0f \
-C css2.mem.tzc0.tzc400.rst_region_attributes_0=0xc000000f \
-C css2.mem.tzc0.tzc400.rst_region_id_access_0=0xffffffff \
-C css2.mem.tzc1.tzc400.rst_gate_keeper=0x0f \
-C css2.mem.tzc1.tzc400.rst_region_attributes_0=0xc000000f \
-C css2.mem.tzc1.tzc400.rst_region_id_access_0=0xffffffff \
-C css2.mem.tzc2.tzc400.rst_gate_keeper=0x0f \
-C css2.mem.tzc2.tzc400.rst_region_attributes_0=0xc000000f \
-C css2.mem.tzc2.tzc400.rst_region_id_access_0=0xffffffff \
-C css2.mem.tzc3.tzc400.rst_gate_keeper=0x0f \
-C css2.mem.tzc3.tzc400.rst_region_attributes_0=0xc000000f \
-C css2.mem.tzc3.tzc400.rst_region_id_access_0=0xffffffff \
-C css2.mem.tzc4.tzc400.rst_gate_keeper=0x0f \
-C css2.mem.tzc4.tzc400.rst_region_attributes_0=0xc000000f \
-C css2.mem.tzc4.tzc400.rst_region_id_access_0=0xffffffff \
-C css2.mem.tzc5.tzc400.rst_gate_keeper=0x0f \
-C css2.mem.tzc5.tzc400.rst_region_attributes_0=0xc000000f \
-C css2.mem.tzc5.tzc400.rst_region_id_access_0=0xffffffff \
-C css2.mem.tzc6.tzc400.rst_gate_keeper=0x0f \
-C css2.mem.tzc6.tzc400.rst_region_attributes_0=0xc000000f \
-C css2.mem.tzc6.tzc400.rst_region_id_access_0=0xffffffff \
-C css2.mem.tzc7.tzc400.rst_gate_keeper=0x0f \
-C css2.mem.tzc7.tzc400.rst_region_attributes_0=0xc000000f \
-C css2.mem.tzc7.tzc400.rst_region_id_access_0=0xffffffff \
-C css3.mem.tzc0.tzc400.rst_gate_keeper=0x0f \
-C css3.mem.tzc0.tzc400.rst_region_attributes_0=0xc000000f \
-C css3.mem.tzc0.tzc400.rst_region_id_access_0=0xffffffff \
-C css3.mem.tzc1.tzc400.rst_gate_keeper=0x0f \
-C css3.mem.tzc1.tzc400.rst_region_attributes_0=0xc000000f \
-C css3.mem.tzc1.tzc400.rst_region_id_access_0=0xffffffff \
-C css3.mem.tzc2.tzc400.rst_gate_keeper=0x0f \
-C css3.mem.tzc2.tzc400.rst_region_attributes_0=0xc000000f \
-C css3.mem.tzc2.tzc400.rst_region_id_access_0=0xffffffff \
-C css3.mem.tzc3.tzc400.rst_gate_keeper=0x0f \
-C css3.mem.tzc3.tzc400.rst_region_attributes_0=0xc000000f \
-C css3.mem.tzc3.tzc400.rst_region_id_access_0=0xffffffff \
-C css3.mem.tzc4.tzc400.rst_gate_keeper=0x0f \
-C css3.mem.tzc4.tzc400.rst_region_attributes_0=0xc000000f \
-C css3.mem.tzc4.tzc400.rst_region_id_access_0=0xffffffff \
-C css3.mem.tzc5.tzc400.rst_gate_keeper=0x0f \
-C css3.mem.tzc5.tzc400.rst_region_attributes_0=0xc000000f \
-C css3.mem.tzc5.tzc400.rst_region_id_access_0=0xffffffff \
-C css3.mem.tzc6.tzc400.rst_gate_keeper=0x0f \
-C css3.mem.tzc6.tzc400.rst_region_attributes_0=0xc000000f \
-C css3.mem.tzc6.tzc400.rst_region_id_access_0=0xffffffff \
-C css3.mem.tzc7.tzc400.rst_gate_keeper=0x0f \
-C css3.mem.tzc7.tzc400.rst_region_attributes_0=0xc000000f \
-C css3.mem.tzc7.tzc400.rst_region_id_access_0=0xffffffff \
"
PARAMS=" \
--data css0.scp.armcortexm7ct=$OUTDIR/scp_ramfw.bin@0x0BD80000 \
-C css0.cmn_650.force_rnsam_internal=true \
......@@ -444,7 +345,6 @@ PARAMS=" \
-C css3.gic_distributor.ITS-device-bits=20 \
-C css3.gic_distributor.multichip-threaded-dgi=0 \
${MODEL_PARAMS} \
${TZC_BYPASS_PARAMS} \
${EXTRA_MODEL_PARAMS}"
if [ "$AUTOMATE" == "true" ] ; then
......
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment