Skip to content

N1sdp/c2c phase 2

Created by: manojkumar-arm

This second phase of patch set includes patches to enable SMP boot of multiple N1SDP chips over CCIX link. It includes the power domain handling of master and slave chips in single chip and multi chip use cases and also timer synchronization in multi chip use case.

Merge request reports