Skip to content
  • Sean Christopherson's avatar
    KVM: x86: Tie Intel and AMD behavior for MSR_TSC_AUX to guest CPU model · 61a05d44
    Sean Christopherson authored
    
    
    Squish the Intel and AMD emulation of MSR_TSC_AUX together and tie it to
    the guest CPU model instead of the host CPU behavior.  While not strictly
    necessary to avoid guest breakage, emulating cross-vendor "architecture"
    will provide consistent behavior for the guest, e.g. WRMSR fault behavior
    won't change if the vCPU is migrated to a host with divergent behavior.
    
    Note, the "new" kvm_is_supported_user_return_msr() checks do not add new
    functionality on either SVM or VMX.  On SVM, the equivalent was
    "tsc_aux_uret_slot < 0", and on VMX the check was buried in the
    vmx_find_uret_msr() call at the find_uret_msr label.
    
    Signed-off-by: default avatarSean Christopherson <seanjc@google.com>
    Message-Id: <20210504171734.1434054-15-seanjc@google.com>
    Signed-off-by: default avatarPaolo Bonzini <pbonzini@redhat.com>
    61a05d44