st,clkgen-pll.txt 1.43 KB
Newer Older
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Binding for a ST pll clock driver.

This binding uses the common clock binding[1].
Base address is located to the parent node. See clock binding[2]

[1] Documentation/devicetree/bindings/clock/clock-bindings.txt
[2] Documentation/devicetree/bindings/clock/st/st,clkgen.txt

Required properties:

- compatible : shall be:
	"st,clkgena-prediv-c65",	"st,clkgena-prediv"
	"st,clkgena-prediv-c32",	"st,clkgena-prediv"

	"st,clkgena-plls-c65"
	"st,plls-c32-a1x-0",		"st,clkgen-plls-c32"
	"st,plls-c32-a1x-1",		"st,clkgen-plls-c32"
	"st,stih415-plls-c32-a9",	"st,clkgen-plls-c32"
	"st,stih415-plls-c32-ddr",	"st,clkgen-plls-c32"
	"st,stih416-plls-c32-a9",	"st,clkgen-plls-c32"
	"st,stih416-plls-c32-ddr",	"st,clkgen-plls-c32"
22
23
24
25
	"st,stih407-plls-c32-a0",	"st,clkgen-plls-c32"
	"st,stih407-plls-c32-a9",	"st,clkgen-plls-c32"
	"st,stih407-plls-c32-c0_0",	"st,clkgen-plls-c32"
	"st,stih407-plls-c32-c0_1",	"st,clkgen-plls-c32"
26
27
28
29
30
31
32
33
34
35
36
37

	"st,stih415-gpu-pll-c32",	"st,clkgengpu-pll-c32"
	"st,stih416-gpu-pll-c32",	"st,clkgengpu-pll-c32"

- #clock-cells : From common clock binding; shall be set to 1.

- clocks : From common clock binding

- clock-output-names : From common clock binding.

Example:

38
	clockgen-a@fee62000 {
39
40
		reg = <0xfee62000 0xb48>;

41
		clk_s_a0_pll: clk-s-a0-pll {
42
43
44
			#clock-cells = <1>;
			compatible = "st,clkgena-plls-c65";

45
			clocks = <&clk_sysin>;
46

47
48
49
			clock-output-names = "clk-s-a0-pll0-hs",
					     "clk-s-a0-pll0-ls",
					     "clk-s-a0-pll1";
50
51
		};
	};