gitlab.arm.com will be in the maintainance mode on Wednesday June 29th 01:00 - 10:00 (UTC+1). Repositories is read only during the maintainance.

st,clkgen-prediv.txt 861 Bytes
Newer Older
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
Binding for a ST pre-divider clock driver.

This binding uses the common clock binding[1].
Base address is located to the parent node. See clock binding[2]

[1] Documentation/devicetree/bindings/clock/clock-bindings.txt
[2] Documentation/devicetree/bindings/clock/st/st,clkgen.txt

Required properties:

- compatible : shall be:
	"st,clkgena-prediv-c65",	"st,clkgena-prediv"
	"st,clkgena-prediv-c32",	"st,clkgena-prediv"

- #clock-cells : From common clock binding; shall be set to 0.

- clocks : From common clock binding

- clock-output-names : From common clock binding.

Example:

23
	clockgen-a@fd345000 {
24
25
		reg = <0xfd345000 0xb50>;

26
		clk_m_a2_osc_prediv: clk-m-a2-osc-prediv {
27
28
29
30
			#clock-cells = <0>;
			compatible = "st,clkgena-prediv-c32",
				     "st,clkgena-prediv";

31
			clocks = <&clk_sysin>;
32

33
			clock-output-names = "clk-m-a2-osc-prediv";
34
35
36
		};
	};