Kconfig 34.3 KB
Newer Older
Catalin Marinas's avatar
Catalin Marinas committed
1
2
config ARM64
	def_bool y
3
	select ACPI_CCA_REQUIRED if ACPI
4
	select ACPI_GENERIC_GSI if ACPI
5
	select ACPI_GTDT if ACPI
6
	select ACPI_IORT if ACPI
7
	select ACPI_REDUCED_HARDWARE_ONLY if ACPI
8
	select ACPI_MCFG if ACPI
9
	select ACPI_SPCR_TABLE if ACPI
10
	select ARCH_CLOCKSOURCE_DATA
11
	select ARCH_HAS_DEBUG_VIRTUAL
12
	select ARCH_HAS_DEVMEM_IS_ALLOWED
13
	select ARCH_HAS_ACPI_TABLE_UPGRADE if ACPI
14
	select ARCH_HAS_ELF_RANDOMIZE
15
	select ARCH_HAS_FORTIFY_SOURCE
16
	select ARCH_HAS_GCOV_PROFILE_ALL
17
	select ARCH_HAS_GIGANTIC_PAGE if (MEMORY_ISOLATION && COMPACTION) || CMA
18
	select ARCH_HAS_KCOV
19
	select ARCH_HAS_SET_MEMORY
20
	select ARCH_HAS_SG_CHAIN
21
22
	select ARCH_HAS_STRICT_KERNEL_RWX
	select ARCH_HAS_STRICT_MODULE_RWX
23
	select ARCH_HAS_TICK_BROADCAST if GENERIC_CLOCKEVENTS_BROADCAST
24
	select ARCH_HAVE_NMI_SAFE_CMPXCHG if ACPI_APEI_SEA
25
	select ARCH_USE_CMPXCHG_LOCKREF
26
	select ARCH_SUPPORTS_MEMORY_FAILURE
27
	select ARCH_SUPPORTS_ATOMIC_RMW
28
	select ARCH_SUPPORTS_NUMA_BALANCING
29
	select ARCH_WANT_COMPAT_IPC_PARSE_VERSION
30
	select ARCH_WANT_FRAME_POINTERS
31
	select ARCH_HAS_UBSAN_SANITIZE_ALL
32
	select ARM_AMBA
33
	select ARM_ARCH_TIMER
34
	select ARM_GIC
AKASHI Takahiro's avatar
AKASHI Takahiro committed
35
	select AUDIT_ARCH_COMPAT_GENERIC
36
	select ARM_GIC_V2M if PCI
37
	select ARM_GIC_V3
38
	select ARM_GIC_V3_ITS if PCI
39
	select ARM_PSCI_FW
40
	select BUILDTIME_EXTABLE_SORT
41
	select CLONE_BACKWARDS
42
	select COMMON_CLK
43
	select CPU_PM if (SUSPEND || CPU_IDLE)
44
	select DCACHE_WORD_ACCESS
45
	select EDAC_SUPPORT
46
	select FRAME_POINTER
47
	select GENERIC_ALLOCATOR
48
	select GENERIC_ARCH_TOPOLOGY
Catalin Marinas's avatar
Catalin Marinas committed
49
	select GENERIC_CLOCKEVENTS
50
	select GENERIC_CLOCKEVENTS_BROADCAST
51
	select GENERIC_CPU_AUTOPROBE
Mark Salter's avatar
Mark Salter committed
52
	select GENERIC_EARLY_IOREMAP
Leo Yan's avatar
Leo Yan committed
53
	select GENERIC_IDLE_POLL_SETUP
Catalin Marinas's avatar
Catalin Marinas committed
54
55
	select GENERIC_IRQ_PROBE
	select GENERIC_IRQ_SHOW
56
	select GENERIC_IRQ_SHOW_LEVEL
Arnd Bergmann's avatar
Arnd Bergmann committed
57
	select GENERIC_PCI_IOMAP
58
	select GENERIC_SCHED_CLOCK
Catalin Marinas's avatar
Catalin Marinas committed
59
	select GENERIC_SMP_IDLE_THREAD
60
61
	select GENERIC_STRNCPY_FROM_USER
	select GENERIC_STRNLEN_USER
Catalin Marinas's avatar
Catalin Marinas committed
62
	select GENERIC_TIME_VSYSCALL
63
	select HANDLE_DOMAIN_IRQ
Catalin Marinas's avatar
Catalin Marinas committed
64
	select HARDIRQS_SW_RESEND
65
	select HAVE_ACPI_APEI if (ACPI && EFI)
66
	select HAVE_ALIGNED_STRUCT_PAGE if SLUB
AKASHI Takahiro's avatar
AKASHI Takahiro committed
67
	select HAVE_ARCH_AUDITSYSCALL
68
	select HAVE_ARCH_BITREVERSE
69
	select HAVE_ARCH_HUGE_VMAP
70
	select HAVE_ARCH_JUMP_LABEL
71
	select HAVE_ARCH_KASAN if SPARSEMEM_VMEMMAP && !(ARM64_16K_PAGES && ARM64_VA_BITS_48)
Vijaya Kumar K's avatar
Vijaya Kumar K committed
72
	select HAVE_ARCH_KGDB
73
74
	select HAVE_ARCH_MMAP_RND_BITS
	select HAVE_ARCH_MMAP_RND_COMPAT_BITS if COMPAT
AKASHI Takahiro's avatar
AKASHI Takahiro committed
75
	select HAVE_ARCH_SECCOMP_FILTER
Catalin Marinas's avatar
Catalin Marinas committed
76
	select HAVE_ARCH_TRACEHOOK
77
	select HAVE_ARCH_TRANSPARENT_HUGEPAGE
78
	select HAVE_ARCH_VMAP_STACK
79
	select HAVE_ARM_SMCCC
80
	select HAVE_EBPF_JIT
81
	select HAVE_C_RECORDMCOUNT
82
	select HAVE_CC_STACKPROTECTOR
83
	select HAVE_CMPXCHG_DOUBLE
84
	select HAVE_CMPXCHG_LOCAL
85
	select HAVE_CONTEXT_TRACKING
86
	select HAVE_DEBUG_BUGVERBOSE
87
	select HAVE_DEBUG_KMEMLEAK
Catalin Marinas's avatar
Catalin Marinas committed
88
	select HAVE_DMA_API_DEBUG
Laura Abbott's avatar
Laura Abbott committed
89
	select HAVE_DMA_CONTIGUOUS
90
	select HAVE_DYNAMIC_FTRACE
91
	select HAVE_EFFICIENT_UNALIGNED_ACCESS
92
	select HAVE_FTRACE_MCOUNT_RECORD
AKASHI Takahiro's avatar
AKASHI Takahiro committed
93
94
	select HAVE_FUNCTION_TRACER
	select HAVE_FUNCTION_GRAPH_TRACER
Emese Revfy's avatar
Emese Revfy committed
95
	select HAVE_GCC_PLUGINS
Catalin Marinas's avatar
Catalin Marinas committed
96
97
	select HAVE_GENERIC_DMA_COHERENT
	select HAVE_HW_BREAKPOINT if PERF_EVENTS
98
	select HAVE_IRQ_TIME_ACCOUNTING
Catalin Marinas's avatar
Catalin Marinas committed
99
	select HAVE_MEMBLOCK
100
	select HAVE_MEMBLOCK_NODE_MAP if NUMA
101
	select HAVE_NMI if ACPI_APEI_SEA
102
	select HAVE_PATA_PLATFORM
Catalin Marinas's avatar
Catalin Marinas committed
103
	select HAVE_PERF_EVENTS
104
105
	select HAVE_PERF_REGS
	select HAVE_PERF_USER_STACK_DUMP
106
	select HAVE_REGS_AND_STACK_ACCESS_API
107
	select HAVE_RCU_TABLE_FREE
108
	select HAVE_SYSCALL_TRACEPOINTS
109
	select HAVE_KPROBES
110
	select HAVE_KRETPROBES
Robin Murphy's avatar
Robin Murphy committed
111
	select IOMMU_DMA if IOMMU_SUPPORT
Catalin Marinas's avatar
Catalin Marinas committed
112
	select IRQ_DOMAIN
113
	select IRQ_FORCED_THREADING
114
	select MODULES_USE_ELF_RELA
Catalin Marinas's avatar
Catalin Marinas committed
115
116
117
	select NO_BOOTMEM
	select OF
	select OF_EARLY_FLATTREE
118
	select OF_RESERVED_MEM
119
	select PCI_ECAM if ACPI
120
121
	select POWER_RESET
	select POWER_SUPPLY
Kees Cook's avatar
Kees Cook committed
122
	select REFCOUNT_FULL
Catalin Marinas's avatar
Catalin Marinas committed
123
	select SPARSE_IRQ
124
	select SYSCTL_EXCEPTION_TRACE
125
	select THREAD_INFO_IN_TASK
Catalin Marinas's avatar
Catalin Marinas committed
126
127
128
129
130
131
132
133
134
135
136
137
	help
	  ARM 64-bit (AArch64) Linux support.

config 64BIT
	def_bool y

config ARCH_PHYS_ADDR_T_64BIT
	def_bool y

config MMU
	def_bool y

138
139
140
141
142
143
144
145
146
147
148
149
config ARM64_PAGE_SHIFT
	int
	default 16 if ARM64_64K_PAGES
	default 14 if ARM64_16K_PAGES
	default 12

config ARM64_CONT_SHIFT
	int
	default 5 if ARM64_64K_PAGES
	default 7 if ARM64_16K_PAGES
	default 4

150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
config ARCH_MMAP_RND_BITS_MIN
       default 14 if ARM64_64K_PAGES
       default 16 if ARM64_16K_PAGES
       default 18

# max bits determined by the following formula:
#  VA_BITS - PAGE_SHIFT - 3
config ARCH_MMAP_RND_BITS_MAX
       default 19 if ARM64_VA_BITS=36
       default 24 if ARM64_VA_BITS=39
       default 27 if ARM64_VA_BITS=42
       default 30 if ARM64_VA_BITS=47
       default 29 if ARM64_VA_BITS=48 && ARM64_64K_PAGES
       default 31 if ARM64_VA_BITS=48 && ARM64_16K_PAGES
       default 33 if ARM64_VA_BITS=48
       default 14 if ARM64_64K_PAGES
       default 16 if ARM64_16K_PAGES
       default 18

config ARCH_MMAP_RND_COMPAT_BITS_MIN
       default 7 if ARM64_64K_PAGES
       default 9 if ARM64_16K_PAGES
       default 11

config ARCH_MMAP_RND_COMPAT_BITS_MAX
       default 16

177
config NO_IOPORT_MAP
178
	def_bool y if !PCI
Catalin Marinas's avatar
Catalin Marinas committed
179
180
181
182

config STACKTRACE_SUPPORT
	def_bool y

183
184
185
186
config ILLEGAL_POINTER_VALUE
	hex
	default 0xdead000000000000

Catalin Marinas's avatar
Catalin Marinas committed
187
188
189
190
191
192
config LOCKDEP_SUPPORT
	def_bool y

config TRACE_IRQFLAGS_SUPPORT
	def_bool y

193
config RWSEM_XCHGADD_ALGORITHM
Catalin Marinas's avatar
Catalin Marinas committed
194
195
	def_bool y

196
197
198
199
200
201
202
203
config GENERIC_BUG
	def_bool y
	depends on BUG

config GENERIC_BUG_RELATIVE_POINTERS
	def_bool y
	depends on GENERIC_BUG

Catalin Marinas's avatar
Catalin Marinas committed
204
205
206
207
208
209
210
211
212
config GENERIC_HWEIGHT
	def_bool y

config GENERIC_CSUM
        def_bool y

config GENERIC_CALIBRATE_DELAY
	def_bool y

213
config ZONE_DMA
Catalin Marinas's avatar
Catalin Marinas committed
214
215
	def_bool y

216
config HAVE_GENERIC_GUP
Steve Capper's avatar
Steve Capper committed
217
218
	def_bool y

Catalin Marinas's avatar
Catalin Marinas committed
219
220
221
222
223
224
225
226
227
config ARCH_DMA_ADDR_T_64BIT
	def_bool y

config NEED_DMA_MAP_STATE
	def_bool y

config NEED_SG_DMA_LENGTH
	def_bool y

228
229
230
config SMP
	def_bool y

Catalin Marinas's avatar
Catalin Marinas committed
231
232
233
234
235
236
config SWIOTLB
	def_bool y

config IOMMU_HELPER
	def_bool SWIOTLB

237
238
239
config KERNEL_MODE_NEON
	def_bool y

240
241
242
config FIX_EARLYCON_MEM
	def_bool y

243
244
config PGTABLE_LEVELS
	int
Suzuki Poulose's avatar
Suzuki Poulose committed
245
	default 2 if ARM64_16K_PAGES && ARM64_VA_BITS_36
246
247
248
	default 2 if ARM64_64K_PAGES && ARM64_VA_BITS_42
	default 3 if ARM64_64K_PAGES && ARM64_VA_BITS_48
	default 3 if ARM64_4K_PAGES && ARM64_VA_BITS_39
249
250
	default 3 if ARM64_16K_PAGES && ARM64_VA_BITS_47
	default 4 if !ARM64_64K_PAGES && ARM64_VA_BITS_48
251

Pratyush Anand's avatar
Pratyush Anand committed
252
253
254
config ARCH_SUPPORTS_UPROBES
	def_bool y

255
256
257
config ARCH_PROC_KCORE_TEXT
	def_bool y

Catalin Marinas's avatar
Catalin Marinas committed
258
259
260
261
source "init/Kconfig"

source "kernel/Kconfig.freezer"

262
source "arch/arm64/Kconfig.platforms"
Catalin Marinas's avatar
Catalin Marinas committed
263
264
265

menu "Bus support"

266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
config PCI
	bool "PCI support"
	help
	  This feature enables support for PCI bus system. If you say Y
	  here, the kernel will include drivers and infrastructure code
	  to support PCI bus devices.

config PCI_DOMAINS
	def_bool PCI

config PCI_DOMAINS_GENERIC
	def_bool PCI

config PCI_SYSCALL
	def_bool PCI

source "drivers/pci/Kconfig"

Catalin Marinas's avatar
Catalin Marinas committed
284
285
286
287
endmenu

menu "Kernel Features"

288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
menu "ARM errata workarounds via the alternatives framework"

config ARM64_ERRATUM_826319
	bool "Cortex-A53: 826319: System might deadlock if a write cannot complete until read data is accepted"
	default y
	help
	  This option adds an alternative code sequence to work around ARM
	  erratum 826319 on Cortex-A53 parts up to r0p2 with an AMBA 4 ACE or
	  AXI master interface and an L2 cache.

	  If a Cortex-A53 uses an AMBA AXI4 ACE interface to other processors
	  and is unable to accept a certain write via this interface, it will
	  not progress on read data presented on the read data channel and the
	  system can deadlock.

	  The workaround promotes data cache clean instructions to
	  data cache clean-and-invalidate.
	  Please note that this does not necessarily enable the workaround,
	  as it depends on the alternative framework, which will only patch
	  the kernel if an affected CPU is detected.

	  If unsure, say Y.

config ARM64_ERRATUM_827319
	bool "Cortex-A53: 827319: Data cache clean instructions might cause overlapping transactions to the interconnect"
	default y
	help
	  This option adds an alternative code sequence to work around ARM
	  erratum 827319 on Cortex-A53 parts up to r0p2 with an AMBA 5 CHI
	  master interface and an L2 cache.

	  Under certain conditions this erratum can cause a clean line eviction
	  to occur at the same time as another transaction to the same address
	  on the AMBA 5 CHI interface, which can cause data corruption if the
	  interconnect reorders the two transactions.

	  The workaround promotes data cache clean instructions to
	  data cache clean-and-invalidate.
	  Please note that this does not necessarily enable the workaround,
	  as it depends on the alternative framework, which will only patch
	  the kernel if an affected CPU is detected.

	  If unsure, say Y.

config ARM64_ERRATUM_824069
	bool "Cortex-A53: 824069: Cache line might not be marked as clean after a CleanShared snoop"
	default y
	help
	  This option adds an alternative code sequence to work around ARM
	  erratum 824069 on Cortex-A53 parts up to r0p2 when it is connected
	  to a coherent interconnect.

	  If a Cortex-A53 processor is executing a store or prefetch for
	  write instruction at the same time as a processor in another
	  cluster is executing a cache maintenance operation to the same
	  address, then this erratum might cause a clean cache line to be
	  incorrectly marked as dirty.

	  The workaround promotes data cache clean instructions to
	  data cache clean-and-invalidate.
	  Please note that this option does not necessarily enable the
	  workaround, as it depends on the alternative framework, which will
	  only patch the kernel if an affected CPU is detected.

	  If unsure, say Y.

config ARM64_ERRATUM_819472
	bool "Cortex-A53: 819472: Store exclusive instructions might cause data corruption"
	default y
	help
	  This option adds an alternative code sequence to work around ARM
	  erratum 819472 on Cortex-A53 parts up to r0p1 with an L2 cache
	  present when it is connected to a coherent interconnect.

	  If the processor is executing a load and store exclusive sequence at
	  the same time as a processor in another cluster is executing a cache
	  maintenance operation to the same address, then this erratum might
	  cause data corruption.

	  The workaround promotes data cache clean instructions to
	  data cache clean-and-invalidate.
	  Please note that this does not necessarily enable the workaround,
	  as it depends on the alternative framework, which will only patch
	  the kernel if an affected CPU is detected.

	  If unsure, say Y.

config ARM64_ERRATUM_832075
	bool "Cortex-A57: 832075: possible deadlock on mixing exclusive memory accesses with device loads"
	default y
	help
	  This option adds an alternative code sequence to work around ARM
	  erratum 832075 on Cortex-A57 parts up to r1p2.

	  Affected Cortex-A57 parts might deadlock when exclusive load/store
	  instructions to Write-Back memory are mixed with Device loads.

	  The workaround is to promote device loads to use Load-Acquire
	  semantics.
	  Please note that this does not necessarily enable the workaround,
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
	  as it depends on the alternative framework, which will only patch
	  the kernel if an affected CPU is detected.

	  If unsure, say Y.

config ARM64_ERRATUM_834220
	bool "Cortex-A57: 834220: Stage 2 translation fault might be incorrectly reported in presence of a Stage 1 fault"
	depends on KVM
	default y
	help
	  This option adds an alternative code sequence to work around ARM
	  erratum 834220 on Cortex-A57 parts up to r1p2.

	  Affected Cortex-A57 parts might report a Stage 2 translation
	  fault as the result of a Stage 1 fault for load crossing a
	  page boundary when there is a permission or device memory
	  alignment fault at Stage 1 and a translation fault at Stage 2.

	  The workaround is to verify that the Stage 1 translation
	  doesn't generate a fault before handling the Stage 2 fault.
	  Please note that this does not necessarily enable the workaround,
409
410
411
412
413
	  as it depends on the alternative framework, which will only patch
	  the kernel if an affected CPU is detected.

	  If unsure, say Y.

414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
config ARM64_ERRATUM_845719
	bool "Cortex-A53: 845719: a load might read incorrect data"
	depends on COMPAT
	default y
	help
	  This option adds an alternative code sequence to work around ARM
	  erratum 845719 on Cortex-A53 parts up to r0p4.

	  When running a compat (AArch32) userspace on an affected Cortex-A53
	  part, a load at EL0 from a virtual address that matches the bottom 32
	  bits of the virtual address used by a recent load at (AArch64) EL1
	  might return incorrect data.

	  The workaround is to write the contextidr_el1 register on exception
	  return to a 32-bit task.
	  Please note that this does not necessarily enable the workaround,
	  as it depends on the alternative framework, which will only patch
	  the kernel if an affected CPU is detected.

	  If unsure, say Y.

435
436
437
config ARM64_ERRATUM_843419
	bool "Cortex-A53: 843419: A load or store might access an incorrect address"
	default y
438
	select ARM64_MODULE_CMODEL_LARGE if MODULES
439
	help
440
441
442
443
	  This option links the kernel with '--fix-cortex-a53-843419' and
	  builds modules using the large memory model in order to avoid the use
	  of the ADRP instruction, which can cause a subsequent memory access
	  to use an incorrect address on Cortex-A53 parts up to r0p4.
444
445
446

	  If unsure, say Y.

447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
config CAVIUM_ERRATUM_22375
	bool "Cavium erratum 22375, 24313"
	default y
	help
	  Enable workaround for erratum 22375, 24313.

	  This implements two gicv3-its errata workarounds for ThunderX. Both
	  with small impact affecting only ITS table allocation.

	    erratum 22375: only alloc 8MB table size
	    erratum 24313: ignore memory access type

	  The fixes are in ITS initialization and basically ignore memory access
	  type and table size provided by the TYPER and BASER registers.

	  If unsure, say Y.

464
465
466
467
468
469
470
471
472
config CAVIUM_ERRATUM_23144
	bool "Cavium erratum 23144: ITS SYNC hang on dual socket system"
	depends on NUMA
	default y
	help
	  ITS SYNC command hang for cross node io and collections/cpu mapping.

	  If unsure, say Y.

473
474
475
476
477
478
479
480
481
482
config CAVIUM_ERRATUM_23154
	bool "Cavium erratum 23154: Access to ICC_IAR1_EL1 is not sync'ed"
	default y
	help
	  The gicv3 of ThunderX requires a modified version for
	  reading the IAR status to ensure data synchronization
	  (access to icc_iar1_el1 is not sync'ed before and after).

	  If unsure, say Y.

483
484
485
486
487
488
489
490
491
492
493
config CAVIUM_ERRATUM_27456
	bool "Cavium erratum 27456: Broadcast TLBI instructions may cause icache corruption"
	default y
	help
	  On ThunderX T88 pass 1.x through 2.1 parts, broadcast TLBI
	  instructions may cause the icache to become corrupted if it
	  contains data for a non-current ASID.  The fix is to
	  invalidate the icache when changing the mm context.

	  If unsure, say Y.

494
495
496
497
498
499
500
501
502
503
504
config CAVIUM_ERRATUM_30115
	bool "Cavium erratum 30115: Guest may disable interrupts in host"
	default y
	help
	  On ThunderX T88 pass 1.x through 2.2, T81 pass 1.0 through
	  1.2, and T83 Pass 1.0, KVM guest execution may disable
	  interrupts in host. Trapping both GICv3 group-0 and group-1
	  accesses sidesteps the issue.

	  If unsure, say Y.

505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
config QCOM_FALKOR_ERRATUM_1003
	bool "Falkor E1003: Incorrect translation due to ASID change"
	default y
	select ARM64_PAN if ARM64_SW_TTBR0_PAN
	help
	  On Falkor v1, an incorrect ASID may be cached in the TLB when ASID
	  and BADDR are changed together in TTBRx_EL1. The workaround for this
	  issue is to use a reserved ASID in cpu_do_switch_mm() before
	  switching to the new ASID. Saying Y here selects ARM64_PAN if
	  ARM64_SW_TTBR0_PAN is selected. This is done because implementing and
	  maintaining the E1003 workaround in the software PAN emulation code
	  would be an unnecessary complication. The affected Falkor v1 CPU
	  implements ARMv8.1 hardware PAN support and using hardware PAN
	  support versus software PAN emulation is mutually exclusive at
	  runtime.

	  If unsure, say Y.

523
524
525
526
527
528
529
530
531
532
config QCOM_FALKOR_ERRATUM_1009
	bool "Falkor E1009: Prematurely complete a DSB after a TLBI"
	default y
	help
	  On Falkor v1, the CPU may prematurely complete a DSB following a
	  TLBI xxIS invalidate maintenance operation. Repeat the TLBI operation
	  one more time to fix the issue.

	  If unsure, say Y.

533
534
535
536
537
538
539
540
541
542
config QCOM_QDF2400_ERRATUM_0065
	bool "QDF2400 E0065: Incorrect GITS_TYPER.ITT_Entry_size"
	default y
	help
	  On Qualcomm Datacenter Technologies QDF2400 SoC, ITS hardware reports
	  ITE size incorrectly. The GITS_TYPER.ITT_Entry_size field should have
	  been indicated as 16Bytes (0xf), not 8Bytes (0x7).

	  If unsure, say Y.

543
544
545
endmenu


546
547
548
549
550
551
552
553
554
555
556
choice
	prompt "Page size"
	default ARM64_4K_PAGES
	help
	  Page size (translation granule) configuration.

config ARM64_4K_PAGES
	bool "4KB"
	help
	  This feature enables 4KB pages support.

557
558
559
560
561
562
563
config ARM64_16K_PAGES
	bool "16KB"
	help
	  The system will use 16KB pages support. AArch32 emulation
	  requires applications compiled with 16K (or a multiple of 16K)
	  aligned segments.

Catalin Marinas's avatar
Catalin Marinas committed
564
config ARM64_64K_PAGES
565
	bool "64KB"
Catalin Marinas's avatar
Catalin Marinas committed
566
567
568
	help
	  This feature enables 64KB pages support (4KB by default)
	  allowing only two levels of page tables and faster TLB
569
570
	  look-up. AArch32 emulation requires applications compiled
	  with 64K aligned segments.
Catalin Marinas's avatar
Catalin Marinas committed
571

572
573
574
575
576
endchoice

choice
	prompt "Virtual address space size"
	default ARM64_VA_BITS_39 if ARM64_4K_PAGES
577
	default ARM64_VA_BITS_47 if ARM64_16K_PAGES
578
579
580
581
582
583
	default ARM64_VA_BITS_42 if ARM64_64K_PAGES
	help
	  Allows choosing one of multiple possible virtual address
	  space sizes. The level of translation table is determined by
	  a combination of page size and virtual address space size.

Suzuki Poulose's avatar
Suzuki Poulose committed
584
config ARM64_VA_BITS_36
585
	bool "36-bit" if EXPERT
Suzuki Poulose's avatar
Suzuki Poulose committed
586
587
	depends on ARM64_16K_PAGES

588
589
590
591
592
593
594
595
config ARM64_VA_BITS_39
	bool "39-bit"
	depends on ARM64_4K_PAGES

config ARM64_VA_BITS_42
	bool "42-bit"
	depends on ARM64_64K_PAGES

596
597
598
599
config ARM64_VA_BITS_47
	bool "47-bit"
	depends on ARM64_16K_PAGES

600
601
602
config ARM64_VA_BITS_48
	bool "48-bit"

603
604
605
606
endchoice

config ARM64_VA_BITS
	int
Suzuki Poulose's avatar
Suzuki Poulose committed
607
	default 36 if ARM64_VA_BITS_36
608
609
	default 39 if ARM64_VA_BITS_39
	default 42 if ARM64_VA_BITS_42
610
	default 47 if ARM64_VA_BITS_47
611
	default 48 if ARM64_VA_BITS_48
612

613
614
615
616
617
config CPU_BIG_ENDIAN
       bool "Build big-endian kernel"
       help
         Say Y if you plan on running a kernel in big-endian mode.

618
619
620
621
622
623
624
625
626
627
628
629
630
631
config SCHED_MC
	bool "Multi-core scheduler support"
	help
	  Multi-core scheduler support improves the CPU scheduler's decision
	  making when dealing with multi-core CPU chips at a cost of slightly
	  increased overhead in some places. If unsure say N here.

config SCHED_SMT
	bool "SMT scheduler support"
	help
	  Improves the CPU scheduler's decision making when dealing with
	  MultiThreading at a cost of slightly increased overhead in some
	  places. If unsure say N here.

Catalin Marinas's avatar
Catalin Marinas committed
632
config NR_CPUS
633
634
	int "Maximum number of CPUs (2-4096)"
	range 2 4096
635
	# These have to remain sorted largest to smallest
636
	default "64"
Catalin Marinas's avatar
Catalin Marinas committed
637

638
639
config HOTPLUG_CPU
	bool "Support for hot-pluggable CPUs"
640
	select GENERIC_IRQ_MIGRATION
641
642
643
644
	help
	  Say Y here to experiment with turning CPUs off and on.  CPUs
	  can be controlled through /sys/devices/system/cpu.

645
646
647
# Common NUMA Features
config NUMA
	bool "Numa Memory Allocation and Scheduler Support"
648
649
	select ACPI_NUMA if ACPI
	select OF_NUMA
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
	help
	  Enable NUMA (Non Uniform Memory Access) support.

	  The kernel will try to allocate memory used by a CPU on the
	  local memory of the CPU and add some more
	  NUMA awareness to the kernel.

config NODES_SHIFT
	int "Maximum NUMA Nodes (as a power of 2)"
	range 1 10
	default "2"
	depends on NEED_MULTIPLE_NODES
	help
	  Specify the maximum number of NUMA Nodes available on the target
	  system.  Increases memory reserved to accommodate various tables.

config USE_PERCPU_NUMA_NODE_ID
	def_bool y
	depends on NUMA

670
671
672
673
674
675
676
677
config HAVE_SETUP_PER_CPU_AREA
	def_bool y
	depends on NUMA

config NEED_PER_CPU_EMBED_FIRST_CHUNK
	def_bool y
	depends on NUMA

678
679
680
681
config HOLES_IN_ZONE
	def_bool y
	depends on NUMA

Catalin Marinas's avatar
Catalin Marinas committed
682
source kernel/Kconfig.preempt
683
source kernel/Kconfig.hz
Catalin Marinas's avatar
Catalin Marinas committed
684

685
686
687
config ARCH_SUPPORTS_DEBUG_PAGEALLOC
	def_bool y

Catalin Marinas's avatar
Catalin Marinas committed
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
config ARCH_HAS_HOLES_MEMORYMODEL
	def_bool y if SPARSEMEM

config ARCH_SPARSEMEM_ENABLE
	def_bool y
	select SPARSEMEM_VMEMMAP_ENABLE

config ARCH_SPARSEMEM_DEFAULT
	def_bool ARCH_SPARSEMEM_ENABLE

config ARCH_SELECT_MEMORY_MODEL
	def_bool ARCH_SPARSEMEM_ENABLE

config HAVE_ARCH_PFN_VALID
	def_bool ARCH_HAS_HOLES_MEMORYMODEL || !SPARSEMEM

config HW_PERF_EVENTS
705
706
	def_bool y
	depends on ARM_PMU
Catalin Marinas's avatar
Catalin Marinas committed
707

Steve Capper's avatar
Steve Capper committed
708
709
710
711
config SYS_SUPPORTS_HUGETLBFS
	def_bool y

config ARCH_WANT_HUGE_PMD_SHARE
Suzuki Poulose's avatar
Suzuki Poulose committed
712
	def_bool y if ARM64_4K_PAGES || (ARM64_16K_PAGES && !ARM64_VA_BITS_36)
Steve Capper's avatar
Steve Capper committed
713

714
715
716
config ARCH_HAS_CACHE_LINE_SIZE
	def_bool y

Catalin Marinas's avatar
Catalin Marinas committed
717
718
source "mm/Kconfig"

AKASHI Takahiro's avatar
AKASHI Takahiro committed
719
720
721
722
723
724
725
726
727
728
729
730
731
config SECCOMP
	bool "Enable seccomp to safely compute untrusted bytecode"
	---help---
	  This kernel feature is useful for number crunching applications
	  that may need to compute untrusted bytecode during their
	  execution. By using pipes or other transports made available to
	  the process as file descriptors supporting the read/write
	  syscalls, it's possible to isolate those applications in
	  their own address space using seccomp. Once seccomp is
	  enabled via prctl(PR_SET_SECCOMP), it cannot be disabled
	  and the task is only allowed to execute a few safe syscalls
	  defined by each seccomp mode.

732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
config PARAVIRT
	bool "Enable paravirtualization code"
	help
	  This changes the kernel so it can modify itself when it is run
	  under a hypervisor, potentially improving performance significantly
	  over full virtualization.

config PARAVIRT_TIME_ACCOUNTING
	bool "Paravirtual steal time accounting"
	select PARAVIRT
	default n
	help
	  Select this option to enable fine granularity task steal time
	  accounting. Time spent executing other tasks in parallel with
	  the current vCPU is discounted from the vCPU power. To account for
	  that, there can be a small performance impact.

	  If in doubt, say N here.

751
752
753
754
755
756
757
758
759
760
config KEXEC
	depends on PM_SLEEP_SMP
	select KEXEC_CORE
	bool "kexec system call"
	---help---
	  kexec is a system call that implements the ability to shutdown your
	  current kernel, and to start another kernel.  It is like a reboot
	  but it is independent of the system firmware.   And like a reboot
	  you can start any kernel with it, not just Linux.

761
762
763
764
765
766
767
768
769
770
771
config CRASH_DUMP
	bool "Build kdump crash kernel"
	help
	  Generate crash dump after being started by kexec. This should
	  be normally only set in special crash dump kernels which are
	  loaded in the main kernel with kexec-tools into a specially
	  reserved region and then later executed after a crash by
	  kdump/kexec.

	  For more details see Documentation/kdump/kdump.txt

772
773
774
775
776
config XEN_DOM0
	def_bool y
	depends on XEN

config XEN
777
	bool "Xen guest support on ARM64"
778
	depends on ARM64 && OF
779
	select SWIOTLB_XEN
780
	select PARAVIRT
781
782
783
	help
	  Say Y if you want to run Linux in a Virtual Machine on Xen on ARM64.

784
785
786
config FORCE_MAX_ZONEORDER
	int
	default "14" if (ARM64_64K_PAGES && TRANSPARENT_HUGEPAGE)
787
	default "12" if (ARM64_16K_PAGES && TRANSPARENT_HUGEPAGE)
788
	default "11"
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
	help
	  The kernel memory allocator divides physically contiguous memory
	  blocks into "zones", where each zone is a power of two number of
	  pages.  This option selects the largest power of two that the kernel
	  keeps in the memory allocator.  If you need to allocate very large
	  blocks of physically contiguous memory, then you may need to
	  increase this value.

	  This config option is actually maximum order plus one. For example,
	  a value of 11 means that the largest free memory block is 2^10 pages.

	  We make sure that we can allocate upto a HugePage size for each configuration.
	  Hence we have :
		MAX_ORDER = (PMD_SHIFT - PAGE_SHIFT) + 1 => PAGE_SHIFT - 2

	  However for 4K, we choose a higher default value, 11 as opposed to 10, giving us
	  4M allocations matching the default size used by generic code.
806

807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
menuconfig ARMV8_DEPRECATED
	bool "Emulate deprecated/obsolete ARMv8 instructions"
	depends on COMPAT
	help
	  Legacy software support may require certain instructions
	  that have been deprecated or obsoleted in the architecture.

	  Enable this config to enable selective emulation of these
	  features.

	  If unsure, say Y

if ARMV8_DEPRECATED

config SWP_EMULATION
	bool "Emulate SWP/SWPB instructions"
	help
	  ARMv8 obsoletes the use of A32 SWP/SWPB instructions such that
	  they are always undefined. Say Y here to enable software
	  emulation of these instructions for userspace using LDXR/STXR.

	  In some older versions of glibc [<=2.8] SWP is used during futex
	  trylock() operations with the assumption that the code will not
	  be preempted. This invalid assumption may be more likely to fail
	  with SWP emulation enabled, leading to deadlock of the user
	  application.

	  NOTE: when accessing uncached shared regions, LDXR/STXR rely
	  on an external transaction monitoring block called a global
	  monitor to maintain update atomicity. If your system does not
	  implement a global monitor, this option can cause programs that
	  perform SWP operations to uncached memory to deadlock.

	  If unsure, say Y

config CP15_BARRIER_EMULATION
	bool "Emulate CP15 Barrier instructions"
	help
	  The CP15 barrier instructions - CP15ISB, CP15DSB, and
	  CP15DMB - are deprecated in ARMv8 (and ARMv7). It is
	  strongly recommended to use the ISB, DSB, and DMB
	  instructions instead.

	  Say Y here to enable software emulation of these
	  instructions for AArch32 userspace code. When this option is
	  enabled, CP15 barrier usage is traced which can help
	  identify software that needs updating.

	  If unsure, say Y

857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
config SETEND_EMULATION
	bool "Emulate SETEND instruction"
	help
	  The SETEND instruction alters the data-endianness of the
	  AArch32 EL0, and is deprecated in ARMv8.

	  Say Y here to enable software emulation of the instruction
	  for AArch32 userspace code.

	  Note: All the cpus on the system must have mixed endian support at EL0
	  for this feature to be enabled. If a new CPU - which doesn't support mixed
	  endian - is hotplugged in after this feature has been enabled, there could
	  be unexpected results in the applications.

	  If unsure, say Y
872
873
endif

874
875
876
877
878
879
880
881
config ARM64_SW_TTBR0_PAN
	bool "Emulate Privileged Access Never using TTBR0_EL1 switching"
	help
	  Enabling this option prevents the kernel from accessing
	  user-space memory directly by pointing TTBR0_EL1 to a reserved
	  zeroed area and reserved ASID. The user access routines
	  restore the valid TTBR0_EL1 temporarily.

882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
menu "ARMv8.1 architectural features"

config ARM64_HW_AFDBM
	bool "Support for hardware updates of the Access and Dirty page flags"
	default y
	help
	  The ARMv8.1 architecture extensions introduce support for
	  hardware updates of the access and dirty information in page
	  table entries. When enabled in TCR_EL1 (HA and HD bits) on
	  capable processors, accesses to pages with PTE_AF cleared will
	  set this bit instead of raising an access flag fault.
	  Similarly, writes to read-only pages with the DBM bit set will
	  clear the read-only bit (AP[2]) instead of raising a
	  permission fault.

	  Kernels built with this configuration option enabled continue
	  to work on pre-ARMv8.1 hardware and the performance impact is
	  minimal. If unsure, say Y.

config ARM64_PAN
	bool "Enable support for Privileged Access Never (PAN)"
	default y
	help
	 Privileged Access Never (PAN; part of the ARMv8.1 Extensions)
	 prevents the kernel or hypervisor from accessing user-space (EL0)
	 memory directly.

	 Choosing this option will cause any unprotected (not using
	 copy_to_user et al) memory access to fail with a permission fault.

	 The feature is detected at runtime, and will remain as a 'nop'
	 instruction if the cpu does not implement the feature.

config ARM64_LSE_ATOMICS
	bool "Atomic instructions"
	help
	  As part of the Large System Extensions, ARMv8.1 introduces new
	  atomic instructions that are designed specifically to scale in
	  very large systems.

	  Say Y here to make use of these instructions for the in-kernel
	  atomic routines. This incurs a small overhead on CPUs that do
	  not support these instructions and requires the kernel to be
	  built with binutils >= 2.25.

927
928
929
930
931
932
933
934
935
936
937
938
939
config ARM64_VHE
	bool "Enable support for Virtualization Host Extensions (VHE)"
	default y
	help
	  Virtualization Host Extensions (VHE) allow the kernel to run
	  directly at EL2 (instead of EL1) on processors that support
	  it. This leads to better performance for KVM, as they reduce
	  the cost of the world switch.

	  Selecting this option allows the VHE feature to be detected
	  at runtime, and does not affect processors that do not
	  implement this feature.

940
941
endmenu

942
943
menu "ARMv8.2 architectural features"

944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
config ARM64_UAO
	bool "Enable support for User Access Override (UAO)"
	default y
	help
	  User Access Override (UAO; part of the ARMv8.2 Extensions)
	  causes the 'unprivileged' variant of the load/store instructions to
	  be overriden to be privileged.

	  This option changes get_user() and friends to use the 'unprivileged'
	  variant of the load/store instructions. This ensures that user-space
	  really did have access to the supplied memory. When addr_limit is
	  set to kernel memory the UAO bit will be set, allowing privileged
	  access to kernel memory.

	  Choosing this option will cause copy_to_user() et al to use user-space
	  memory permissions.

	  The feature is detected at runtime, the kernel will use the
	  regular load/store instructions if the cpu does not implement the
	  feature.

965
966
967
config ARM64_PMEM
	bool "Enable support for persistent memory"
	select ARCH_HAS_PMEM_API
968
	select ARCH_HAS_UACCESS_FLUSHCACHE
969
970
971
972
973
974
975
976
	help
	  Say Y to enable support for the persistent memory API based on the
	  ARMv8.2 DCPoP feature.

	  The feature is detected at runtime, and the kernel will use DC CVAC
	  operations if DC CVAP is not supported (following the behaviour of
	  DC CVAP itself if the system does not define a point of persistence).

977
978
endmenu

979
980
981
982
983
984
985
986
config ARM64_MODULE_CMODEL_LARGE
	bool

config ARM64_MODULE_PLTS
	bool
	select ARM64_MODULE_CMODEL_LARGE
	select HAVE_MOD_ARCH_SPECIFIC

987
988
989
990
991
992
993
994
995
996
997
config RELOCATABLE
	bool
	help
	  This builds the kernel as a Position Independent Executable (PIE),
	  which retains all relocation metadata required to relocate the
	  kernel binary at runtime to a different virtual address than the
	  address it was linked at.
	  Since AArch64 uses the RELA relocation format, this requires a
	  relocation pass at runtime even if the kernel is loaded at the
	  same address it was linked at.

998
999
config RANDOMIZE_BASE
	bool "Randomize the address of the kernel image"
1000
	select ARM64_MODULE_PLTS if MODULES
For faster browsing, not all history is shown. View entire blame