st,clkgen.txt 1.34 KB
Newer Older
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
Binding for a Clockgen hardware block found on
certain STMicroelectronics consumer electronics SoC devices.

A Clockgen node can contain pll, diviser or multiplexer nodes.

We will find only the base address of the Clockgen, this base
address is common of all subnode.

	clockgen_node {
		reg = <>;

		pll_node {
			...
		};

		quadfs_node {
			...
		};
19
20
21
22
23

		mux_node {
			...
		};

24
25
26
		flexgen_node {
			...
		};
27
28
29
30
		...
	};

This binding uses the common clock binding[1].
31
Each subnode should use the binding described in [2]..[7]
32
33

[1] Documentation/devicetree/bindings/clock/clock-bindings.txt
34
35
36
37
[3] Documentation/devicetree/bindings/clock/st/st,clkgen-mux.txt
[4] Documentation/devicetree/bindings/clock/st/st,clkgen-pll.txt
[7] Documentation/devicetree/bindings/clock/st/st,quadfs.txt
[8] Documentation/devicetree/bindings/clock/st/st,flexgen.txt
38

39
40
41
42
43
44

Required properties:
- reg : A Base address and length of the register set.

Example:

45
	clockgen-a@90ff000 {
46
47
		compatible = "st,clkgen-c32";
		reg = <0x90ff000 0x1000>;
48

49
		clk_s_a0_pll: clk-s-a0-pll {
50
			#clock-cells = <1>;
51
			compatible = "st,clkgen-pll0";
52

53
			clocks = <&clk_sysin>;
54

55
			clock-output-names = "clk-s-a0-pll-ofd-0";
56
57
		};

58
59
60
		clk_s_a0_flexgen: clk-s-a0-flexgen {
			compatible = "st,flexgen";

61
62
			#clock-cells = <1>;

63
64
			clocks = <&clk_s_a0_pll 0>,
				 <&clk_sysin>;
65

66
			clock-output-names = "clk-ic-lmi0";
67
68
		};
	};