st,clkgen.txt 2.03 KB
Newer Older
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
Binding for a Clockgen hardware block found on
certain STMicroelectronics consumer electronics SoC devices.

A Clockgen node can contain pll, diviser or multiplexer nodes.

We will find only the base address of the Clockgen, this base
address is common of all subnode.

	clockgen_node {
		reg = <>;

		pll_node {
			...
		};

		prediv_node {
			...
		};

		divmux_node {
			...
		};

		quadfs_node {
			...
		};
27
28
29
30
31
32
33
34

		mux_node {
			...
		};

		vcc_node {
			...
		};
35
36
37
38

		flexgen_node {
			...
		};
39
40
41
42
		...
	};

This binding uses the common clock binding[1].
43
Each subnode should use the binding discribe in [2]..[7]
44
45

[1] Documentation/devicetree/bindings/clock/clock-bindings.txt
46
47
48
49
50
51
[2] Documentation/devicetree/bindings/clock/st,clkgen-divmux.txt
[3] Documentation/devicetree/bindings/clock/st,clkgen-mux.txt
[4] Documentation/devicetree/bindings/clock/st,clkgen-pll.txt
[5] Documentation/devicetree/bindings/clock/st,clkgen-prediv.txt
[6] Documentation/devicetree/bindings/clock/st,vcc.txt
[7] Documentation/devicetree/bindings/clock/st,quadfs.txt
52
[8] Documentation/devicetree/bindings/clock/st,flexgen.txt
53

54
55
56
57
58
59

Required properties:
- reg : A Base address and length of the register set.

Example:

60
	clockgen-a@fee62000 {
61
62
63

		reg = <0xfee62000 0xb48>;

64
		clk_s_a0_pll: clk-s-a0-pll {
65
66
67
			#clock-cells = <1>;
			compatible = "st,clkgena-plls-c65";

68
			clocks = <&clk-sysin>;
69

70
71
72
			clock-output-names = "clk-s-a0-pll0-hs",
					     "clk-s-a0-pll0-ls",
					     "clk-s-a0-pll1";
73
74
		};

75
		clk_s_a0_osc_prediv: clk-s-a0-osc-prediv {
76
77
78
79
			#clock-cells = <0>;
			compatible = "st,clkgena-prediv-c65",
				     "st,clkgena-prediv";

80
			clocks = <&clk_sysin>;
81

82
			clock-output-names = "clk-s-a0-osc-prediv";
83
84
		};

85
		clk_s_a0_hs: clk-s-a0-hs {
86
87
88
89
			#clock-cells = <1>;
			compatible = "st,clkgena-divmux-c65-hs",
				     "st,clkgena-divmux";

90
91
92
			clocks = <&clk-s_a0_osc_prediv>,
				 <&clk-s_a0_pll 0>, /* pll0 hs */
				 <&clk-s_a0_pll 2>; /* pll1 */
93

94
95
96
97
			clock-output-names = "clk-s-fdma-0",
					     "clk-s-fdma-1",
					     ""; /* clk-s-jit-sense */
					     /* fourth output unused */
98
99
100
		};
	};