micrel.c 29.3 KB
Newer Older
1
// SPDX-License-Identifier: GPL-2.0+
2
3
4
5
6
7
8
/*
 * drivers/net/phy/micrel.c
 *
 * Driver for Micrel PHYs
 *
 * Author: David J. Choi
 *
9
 * Copyright (c) 2010-2013 Micrel, Inc.
10
 * Copyright (c) 2014 Johan Hovold <johan@kernel.org>
11
 *
12
 * Support : Micrel Phys:
13
 *		Giga phys: ksz9021, ksz9031, ksz9131
14
15
16
17
18
 *		100/10 Phys : ksz8001, ksz8721, ksz8737, ksz8041
 *			   ksz8021, ksz8031, ksz8051,
 *			   ksz8081, ksz8091,
 *			   ksz8061,
 *		Switch : ksz8873, ksz886x
19
 *			 ksz9477
20
21
22
23
24
 */

#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/phy.h>
25
#include <linux/micrel_phy.h>
26
#include <linux/of.h>
27
#include <linux/clk.h>
28

29
30
/* Operation Mode Strap Override */
#define MII_KSZPHY_OMSO				0x16
Johan Hovold's avatar
Johan Hovold committed
31
#define KSZPHY_OMSO_B_CAST_OFF			BIT(9)
32
#define KSZPHY_OMSO_NAND_TREE_ON		BIT(5)
Johan Hovold's avatar
Johan Hovold committed
33
34
#define KSZPHY_OMSO_RMII_OVERRIDE		BIT(1)
#define KSZPHY_OMSO_MII_OVERRIDE		BIT(0)
35

Choi, David's avatar
Choi, David committed
36
37
/* general Interrupt control/status reg in vendor specific block. */
#define MII_KSZPHY_INTCS			0x1B
Johan Hovold's avatar
Johan Hovold committed
38
39
40
41
42
43
44
45
#define	KSZPHY_INTCS_JABBER			BIT(15)
#define	KSZPHY_INTCS_RECEIVE_ERR		BIT(14)
#define	KSZPHY_INTCS_PAGE_RECEIVE		BIT(13)
#define	KSZPHY_INTCS_PARELLEL			BIT(12)
#define	KSZPHY_INTCS_LINK_PARTNER_ACK		BIT(11)
#define	KSZPHY_INTCS_LINK_DOWN			BIT(10)
#define	KSZPHY_INTCS_REMOTE_FAULT		BIT(9)
#define	KSZPHY_INTCS_LINK_UP			BIT(8)
Choi, David's avatar
Choi, David committed
46
47
48
#define	KSZPHY_INTCS_ALL			(KSZPHY_INTCS_LINK_UP |\
						KSZPHY_INTCS_LINK_DOWN)

49
50
51
52
53
54
/* PHY Control 1 */
#define	MII_KSZPHY_CTRL_1			0x1e

/* PHY Control 2 / PHY Control (if no PHY Control 1) */
#define	MII_KSZPHY_CTRL_2			0x1f
#define	MII_KSZPHY_CTRL				MII_KSZPHY_CTRL_2
Choi, David's avatar
Choi, David committed
55
/* bitmap of PHY register to set interrupt mode */
Johan Hovold's avatar
Johan Hovold committed
56
#define KSZPHY_CTRL_INT_ACTIVE_HIGH		BIT(9)
57
#define KSZPHY_RMII_REF_CLK_SEL			BIT(7)
Choi, David's avatar
Choi, David committed
58

59
60
61
62
63
64
65
66
67
68
69
70
71
72
/* Write/read to/from extended registers */
#define MII_KSZPHY_EXTREG                       0x0b
#define KSZPHY_EXTREG_WRITE                     0x8000

#define MII_KSZPHY_EXTREG_WRITE                 0x0c
#define MII_KSZPHY_EXTREG_READ                  0x0d

/* Extended registers */
#define MII_KSZPHY_CLK_CONTROL_PAD_SKEW         0x104
#define MII_KSZPHY_RX_DATA_PAD_SKEW             0x105
#define MII_KSZPHY_TX_DATA_PAD_SKEW             0x106

#define PS_TO_REG				200

73
74
75
76
77
78
79
80
81
82
83
struct kszphy_hw_stat {
	const char *string;
	u8 reg;
	u8 bits;
};

static struct kszphy_hw_stat kszphy_hw_stats[] = {
	{ "phy_receive_errors", 21, 16},
	{ "phy_idle_errors", 10, 8 },
};

84
85
struct kszphy_type {
	u32 led_mode_reg;
86
	u16 interrupt_level_mask;
87
	bool has_broadcast_disable;
88
	bool has_nand_tree_disable;
89
	bool has_rmii_ref_clk_sel;
90
91
92
93
};

struct kszphy_priv {
	const struct kszphy_type *type;
94
	int led_mode;
95
96
	bool rmii_ref_clk_sel;
	bool rmii_ref_clk_sel_val;
97
	u64 stats[ARRAY_SIZE(kszphy_hw_stats)];
98
99
100
101
};

static const struct kszphy_type ksz8021_type = {
	.led_mode_reg		= MII_KSZPHY_CTRL_2,
102
	.has_broadcast_disable	= true,
103
	.has_nand_tree_disable	= true,
104
	.has_rmii_ref_clk_sel	= true,
105
106
107
108
109
110
111
112
};

static const struct kszphy_type ksz8041_type = {
	.led_mode_reg		= MII_KSZPHY_CTRL_1,
};

static const struct kszphy_type ksz8051_type = {
	.led_mode_reg		= MII_KSZPHY_CTRL_2,
113
	.has_nand_tree_disable	= true,
114
115
116
117
};

static const struct kszphy_type ksz8081_type = {
	.led_mode_reg		= MII_KSZPHY_CTRL_2,
118
	.has_broadcast_disable	= true,
119
	.has_nand_tree_disable	= true,
120
	.has_rmii_ref_clk_sel	= true,
121
122
};

123
124
125
126
127
128
129
130
static const struct kszphy_type ks8737_type = {
	.interrupt_level_mask	= BIT(14),
};

static const struct kszphy_type ksz9021_type = {
	.interrupt_level_mask	= BIT(14),
};

131
static int kszphy_extended_write(struct phy_device *phydev,
132
				u32 regnum, u16 val)
133
134
135
136
137
138
{
	phy_write(phydev, MII_KSZPHY_EXTREG, KSZPHY_EXTREG_WRITE | regnum);
	return phy_write(phydev, MII_KSZPHY_EXTREG_WRITE, val);
}

static int kszphy_extended_read(struct phy_device *phydev,
139
				u32 regnum)
140
141
142
143
144
{
	phy_write(phydev, MII_KSZPHY_EXTREG, regnum);
	return phy_read(phydev, MII_KSZPHY_EXTREG_READ);
}

Choi, David's avatar
Choi, David committed
145
146
147
148
149
150
151
152
153
154
155
156
static int kszphy_ack_interrupt(struct phy_device *phydev)
{
	/* bit[7..0] int status, which is a read and clear register. */
	int rc;

	rc = phy_read(phydev, MII_KSZPHY_INTCS);

	return (rc < 0) ? rc : 0;
}

static int kszphy_config_intr(struct phy_device *phydev)
{
157
158
159
	const struct kszphy_type *type = phydev->drv->driver_data;
	int temp;
	u16 mask;
Choi, David's avatar
Choi, David committed
160

161
162
163
164
	if (type && type->interrupt_level_mask)
		mask = type->interrupt_level_mask;
	else
		mask = KSZPHY_CTRL_INT_ACTIVE_HIGH;
Choi, David's avatar
Choi, David committed
165
166
167

	/* set the interrupt pin active low */
	temp = phy_read(phydev, MII_KSZPHY_CTRL);
168
169
	if (temp < 0)
		return temp;
170
	temp &= ~mask;
Choi, David's avatar
Choi, David committed
171
172
	phy_write(phydev, MII_KSZPHY_CTRL, temp);

173
174
175
176
177
	/* enable / disable interrupts */
	if (phydev->interrupts == PHY_INTERRUPT_ENABLED)
		temp = KSZPHY_INTCS_ALL;
	else
		temp = 0;
Choi, David's avatar
Choi, David committed
178

179
	return phy_write(phydev, MII_KSZPHY_INTCS, temp);
Choi, David's avatar
Choi, David committed
180
}
181

182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
static int kszphy_rmii_clk_sel(struct phy_device *phydev, bool val)
{
	int ctrl;

	ctrl = phy_read(phydev, MII_KSZPHY_CTRL);
	if (ctrl < 0)
		return ctrl;

	if (val)
		ctrl |= KSZPHY_RMII_REF_CLK_SEL;
	else
		ctrl &= ~KSZPHY_RMII_REF_CLK_SEL;

	return phy_write(phydev, MII_KSZPHY_CTRL, ctrl);
}

198
static int kszphy_setup_led(struct phy_device *phydev, u32 reg, int val)
199
{
200
	int rc, temp, shift;
201

202
203
204
205
206
207
208
209
210
211
212
	switch (reg) {
	case MII_KSZPHY_CTRL_1:
		shift = 14;
		break;
	case MII_KSZPHY_CTRL_2:
		shift = 4;
		break;
	default:
		return -EINVAL;
	}

213
	temp = phy_read(phydev, reg);
214
215
216
217
	if (temp < 0) {
		rc = temp;
		goto out;
	}
218

219
	temp &= ~(3 << shift);
220
221
	temp |= val << shift;
	rc = phy_write(phydev, reg, temp);
222
223
out:
	if (rc < 0)
224
		phydev_err(phydev, "failed to set led mode\n");
225

226
	return rc;
227
228
}

229
230
231
232
233
234
235
236
237
238
239
240
241
242
/* Disable PHY address 0 as the broadcast address, so that it can be used as a
 * unique (non-broadcast) address on a shared bus.
 */
static int kszphy_broadcast_disable(struct phy_device *phydev)
{
	int ret;

	ret = phy_read(phydev, MII_KSZPHY_OMSO);
	if (ret < 0)
		goto out;

	ret = phy_write(phydev, MII_KSZPHY_OMSO, ret | KSZPHY_OMSO_B_CAST_OFF);
out:
	if (ret)
243
		phydev_err(phydev, "failed to disable broadcast address\n");
244
245
246
247

	return ret;
}

248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
static int kszphy_nand_tree_disable(struct phy_device *phydev)
{
	int ret;

	ret = phy_read(phydev, MII_KSZPHY_OMSO);
	if (ret < 0)
		goto out;

	if (!(ret & KSZPHY_OMSO_NAND_TREE_ON))
		return 0;

	ret = phy_write(phydev, MII_KSZPHY_OMSO,
			ret & ~KSZPHY_OMSO_NAND_TREE_ON);
out:
	if (ret)
263
		phydev_err(phydev, "failed to disable NAND tree mode\n");
264
265
266
267

	return ret;
}

268
269
/* Some config bits need to be set again on resume, handle them here. */
static int kszphy_config_reset(struct phy_device *phydev)
270
{
271
	struct kszphy_priv *priv = phydev->priv;
272
	int ret;
273

274
275
276
	if (priv->rmii_ref_clk_sel) {
		ret = kszphy_rmii_clk_sel(phydev, priv->rmii_ref_clk_sel_val);
		if (ret) {
277
278
			phydev_err(phydev,
				   "failed to set rmii reference clock\n");
279
280
281
282
			return ret;
		}
	}

283
	if (priv->led_mode >= 0)
284
		kszphy_setup_led(phydev, priv->type->led_mode_reg, priv->led_mode);
285
286

	return 0;
287
288
}

289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
static int kszphy_config_init(struct phy_device *phydev)
{
	struct kszphy_priv *priv = phydev->priv;
	const struct kszphy_type *type;

	if (!priv)
		return 0;

	type = priv->type;

	if (type->has_broadcast_disable)
		kszphy_broadcast_disable(phydev);

	if (type->has_nand_tree_disable)
		kszphy_nand_tree_disable(phydev);

	return kszphy_config_reset(phydev);
}

308
309
static int ksz8041_config_init(struct phy_device *phydev)
{
310
311
	__ETHTOOL_DECLARE_LINK_MODE_MASK(mask) = { 0, };

312
313
314
315
316
	struct device_node *of_node = phydev->mdio.dev.of_node;

	/* Limit supported and advertised modes in fiber mode */
	if (of_property_read_bool(of_node, "micrel,fiber-mode")) {
		phydev->dev_flags |= MICREL_PHY_FXEN;
317
318
319
320
321
322
323
324
325
		linkmode_set_bit(ETHTOOL_LINK_MODE_100baseT_Full_BIT, mask);
		linkmode_set_bit(ETHTOOL_LINK_MODE_100baseT_Half_BIT, mask);

		linkmode_and(phydev->supported, phydev->supported, mask);
		linkmode_set_bit(ETHTOOL_LINK_MODE_FIBRE_BIT,
				 phydev->supported);
		linkmode_and(phydev->advertising, phydev->advertising, mask);
		linkmode_set_bit(ETHTOOL_LINK_MODE_FIBRE_BIT,
				 phydev->advertising);
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
		phydev->autoneg = AUTONEG_DISABLE;
	}

	return kszphy_config_init(phydev);
}

static int ksz8041_config_aneg(struct phy_device *phydev)
{
	/* Skip auto-negotiation in fiber mode */
	if (phydev->dev_flags & MICREL_PHY_FXEN) {
		phydev->speed = SPEED_100;
		return 0;
	}

	return genphy_config_aneg(phydev);
}

343
344
345
346
347
348
349
350
351
352
353
static int ksz8061_config_init(struct phy_device *phydev)
{
	int ret;

	ret = phy_write_mmd(phydev, MDIO_MMD_PMAPMD, MDIO_DEVID1, 0xB61A);
	if (ret)
		return ret;

	return kszphy_config_init(phydev);
}

354
static int ksz9021_load_values_from_of(struct phy_device *phydev,
355
356
357
358
				       const struct device_node *of_node,
				       u16 reg,
				       const char *field1, const char *field2,
				       const char *field3, const char *field4)
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
{
	int val1 = -1;
	int val2 = -2;
	int val3 = -3;
	int val4 = -4;
	int newval;
	int matches = 0;

	if (!of_property_read_u32(of_node, field1, &val1))
		matches++;

	if (!of_property_read_u32(of_node, field2, &val2))
		matches++;

	if (!of_property_read_u32(of_node, field3, &val3))
		matches++;

	if (!of_property_read_u32(of_node, field4, &val4))
		matches++;

	if (!matches)
		return 0;

	if (matches < 4)
		newval = kszphy_extended_read(phydev, reg);
	else
		newval = 0;

	if (val1 != -1)
		newval = ((newval & 0xfff0) | ((val1 / PS_TO_REG) & 0xf) << 0);

390
	if (val2 != -2)
391
392
		newval = ((newval & 0xff0f) | ((val2 / PS_TO_REG) & 0xf) << 4);

393
	if (val3 != -3)
394
395
		newval = ((newval & 0xf0ff) | ((val3 / PS_TO_REG) & 0xf) << 8);

396
	if (val4 != -4)
397
398
399
400
401
402
403
		newval = ((newval & 0x0fff) | ((val4 / PS_TO_REG) & 0xf) << 12);

	return kszphy_extended_write(phydev, reg, newval);
}

static int ksz9021_config_init(struct phy_device *phydev)
{
404
	const struct device *dev = &phydev->mdio.dev;
405
	const struct device_node *of_node = dev->of_node;
406
407
408
409
410
411
	const struct device *dev_walker;

	/* The Micrel driver has a deprecated option to place phy OF
	 * properties in the MAC node. Walk up the tree of devices to
	 * find a device with an OF node.
	 */
412
	dev_walker = &phydev->mdio.dev;
413
414
415
416
417
	do {
		of_node = dev_walker->of_node;
		dev_walker = dev_walker->parent;

	} while (!of_node && dev_walker);
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435

	if (of_node) {
		ksz9021_load_values_from_of(phydev, of_node,
				    MII_KSZPHY_CLK_CONTROL_PAD_SKEW,
				    "txen-skew-ps", "txc-skew-ps",
				    "rxdv-skew-ps", "rxc-skew-ps");
		ksz9021_load_values_from_of(phydev, of_node,
				    MII_KSZPHY_RX_DATA_PAD_SKEW,
				    "rxd0-skew-ps", "rxd1-skew-ps",
				    "rxd2-skew-ps", "rxd3-skew-ps");
		ksz9021_load_values_from_of(phydev, of_node,
				    MII_KSZPHY_TX_DATA_PAD_SKEW,
				    "txd0-skew-ps", "txd1-skew-ps",
				    "txd2-skew-ps", "txd3-skew-ps");
	}
	return 0;
}

436
437
438
#define KSZ9031_PS_TO_REG		60

/* Extended registers */
439
440
441
442
/* MMD Address 0x0 */
#define MII_KSZ9031RN_FLP_BURST_TX_LO	3
#define MII_KSZ9031RN_FLP_BURST_TX_HI	4

443
/* MMD Address 0x2 */
444
445
446
447
448
#define MII_KSZ9031RN_CONTROL_PAD_SKEW	4
#define MII_KSZ9031RN_RX_DATA_PAD_SKEW	5
#define MII_KSZ9031RN_TX_DATA_PAD_SKEW	6
#define MII_KSZ9031RN_CLK_PAD_SKEW	8

449
450
451
452
/* MMD Address 0x1C */
#define MII_KSZ9031RN_EDPD		0x23
#define MII_KSZ9031RN_EDPD_ENABLE	BIT(0)

453
static int ksz9031_of_load_skew_values(struct phy_device *phydev,
454
				       const struct device_node *of_node,
455
				       u16 reg, size_t field_sz,
456
				       const char *field[], u8 numfields)
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
{
	int val[4] = {-1, -2, -3, -4};
	int matches = 0;
	u16 mask;
	u16 maxval;
	u16 newval;
	int i;

	for (i = 0; i < numfields; i++)
		if (!of_property_read_u32(of_node, field[i], val + i))
			matches++;

	if (!matches)
		return 0;

	if (matches < numfields)
473
		newval = phy_read_mmd(phydev, 2, reg);
474
475
476
477
478
479
480
481
482
483
484
485
486
	else
		newval = 0;

	maxval = (field_sz == 4) ? 0xf : 0x1f;
	for (i = 0; i < numfields; i++)
		if (val[i] != -(i + 1)) {
			mask = 0xffff;
			mask ^= maxval << (field_sz * i);
			newval = (newval & mask) |
				(((val[i] / KSZ9031_PS_TO_REG) & maxval)
					<< (field_sz * i));
		}

487
	return phy_write_mmd(phydev, 2, reg, newval);
488
489
}

490
/* Center KSZ9031RNX FLP timing at 16ms. */
491
492
493
494
static int ksz9031_center_flp_timing(struct phy_device *phydev)
{
	int result;

495
496
	result = phy_write_mmd(phydev, 0, MII_KSZ9031RN_FLP_BURST_TX_HI,
			       0x0006);
497
498
499
	if (result)
		return result;

500
501
	result = phy_write_mmd(phydev, 0, MII_KSZ9031RN_FLP_BURST_TX_LO,
			       0x1A80);
502
503
504
505
506
507
	if (result)
		return result;

	return genphy_restart_aneg(phydev);
}

508
509
510
511
512
/* Enable energy-detect power-down mode */
static int ksz9031_enable_edpd(struct phy_device *phydev)
{
	int reg;

513
	reg = phy_read_mmd(phydev, 0x1C, MII_KSZ9031RN_EDPD);
514
515
	if (reg < 0)
		return reg;
516
517
	return phy_write_mmd(phydev, 0x1C, MII_KSZ9031RN_EDPD,
			     reg | MII_KSZ9031RN_EDPD_ENABLE);
518
519
}

520
521
static int ksz9031_config_init(struct phy_device *phydev)
{
522
	const struct device *dev = &phydev->mdio.dev;
523
524
525
	const struct device_node *of_node = dev->of_node;
	static const char *clk_skews[2] = {"rxc-skew-ps", "txc-skew-ps"};
	static const char *rx_data_skews[4] = {
526
527
528
		"rxd0-skew-ps", "rxd1-skew-ps",
		"rxd2-skew-ps", "rxd3-skew-ps"
	};
529
	static const char *tx_data_skews[4] = {
530
531
532
		"txd0-skew-ps", "txd1-skew-ps",
		"txd2-skew-ps", "txd3-skew-ps"
	};
533
	static const char *control_skews[2] = {"txen-skew-ps", "rxdv-skew-ps"};
534
	const struct device *dev_walker;
535
536
537
538
539
	int result;

	result = ksz9031_enable_edpd(phydev);
	if (result < 0)
		return result;
540

541
542
543
544
	/* The Micrel driver has a deprecated option to place phy OF
	 * properties in the MAC node. Walk up the tree of devices to
	 * find a device with an OF node.
	 */
545
	dev_walker = &phydev->mdio.dev;
546
547
548
549
	do {
		of_node = dev_walker->of_node;
		dev_walker = dev_walker->parent;
	} while (!of_node && dev_walker);
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566

	if (of_node) {
		ksz9031_of_load_skew_values(phydev, of_node,
				MII_KSZ9031RN_CLK_PAD_SKEW, 5,
				clk_skews, 2);

		ksz9031_of_load_skew_values(phydev, of_node,
				MII_KSZ9031RN_CONTROL_PAD_SKEW, 4,
				control_skews, 2);

		ksz9031_of_load_skew_values(phydev, of_node,
				MII_KSZ9031RN_RX_DATA_PAD_SKEW, 4,
				rx_data_skews, 4);

		ksz9031_of_load_skew_values(phydev, of_node,
				MII_KSZ9031RN_TX_DATA_PAD_SKEW, 4,
				tx_data_skews, 4);
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593

		/* Silicon Errata Sheet (DS80000691D or DS80000692D):
		 * When the device links in the 1000BASE-T slave mode only,
		 * the optional 125MHz reference output clock (CLK125_NDO)
		 * has wide duty cycle variation.
		 *
		 * The optional CLK125_NDO clock does not meet the RGMII
		 * 45/55 percent (min/max) duty cycle requirement and therefore
		 * cannot be used directly by the MAC side for clocking
		 * applications that have setup/hold time requirements on
		 * rising and falling clock edges.
		 *
		 * Workaround:
		 * Force the phy to be the master to receive a stable clock
		 * which meets the duty cycle requirement.
		 */
		if (of_property_read_bool(of_node, "micrel,force-master")) {
			result = phy_read(phydev, MII_CTRL1000);
			if (result < 0)
				goto err_force_master;

			/* enable master mode, config & prefer master */
			result |= CTL1000_ENABLE_MASTER | CTL1000_AS_MASTER;
			result = phy_write(phydev, MII_CTRL1000, result);
			if (result < 0)
				goto err_force_master;
		}
594
	}
595
596

	return ksz9031_center_flp_timing(phydev);
597
598
599
600

err_force_master:
	phydev_err(phydev, "failed to force the phy to master mode\n");
	return result;
601
602
}

603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
#define KSZ9131_SKEW_5BIT_MAX	2400
#define KSZ9131_SKEW_4BIT_MAX	800
#define KSZ9131_OFFSET		700
#define KSZ9131_STEP		100

static int ksz9131_of_load_skew_values(struct phy_device *phydev,
				       struct device_node *of_node,
				       u16 reg, size_t field_sz,
				       char *field[], u8 numfields)
{
	int val[4] = {-(1 + KSZ9131_OFFSET), -(2 + KSZ9131_OFFSET),
		      -(3 + KSZ9131_OFFSET), -(4 + KSZ9131_OFFSET)};
	int skewval, skewmax = 0;
	int matches = 0;
	u16 maxval;
	u16 newval;
	u16 mask;
	int i;

	/* psec properties in dts should mean x pico seconds */
	if (field_sz == 5)
		skewmax = KSZ9131_SKEW_5BIT_MAX;
	else
		skewmax = KSZ9131_SKEW_4BIT_MAX;

	for (i = 0; i < numfields; i++)
		if (!of_property_read_s32(of_node, field[i], &skewval)) {
			if (skewval < -KSZ9131_OFFSET)
				skewval = -KSZ9131_OFFSET;
			else if (skewval > skewmax)
				skewval = skewmax;

			val[i] = skewval + KSZ9131_OFFSET;
			matches++;
		}

	if (!matches)
		return 0;

	if (matches < numfields)
643
		newval = phy_read_mmd(phydev, 2, reg);
644
645
646
647
648
649
650
651
652
653
654
655
656
	else
		newval = 0;

	maxval = (field_sz == 4) ? 0xf : 0x1f;
	for (i = 0; i < numfields; i++)
		if (val[i] != -(i + 1 + KSZ9131_OFFSET)) {
			mask = 0xffff;
			mask ^= maxval << (field_sz * i);
			newval = (newval & mask) |
				(((val[i] / KSZ9131_STEP) & maxval)
					<< (field_sz * i));
		}

657
	return phy_write_mmd(phydev, 2, reg, newval);
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
}

static int ksz9131_config_init(struct phy_device *phydev)
{
	const struct device *dev = &phydev->mdio.dev;
	struct device_node *of_node = dev->of_node;
	char *clk_skews[2] = {"rxc-skew-psec", "txc-skew-psec"};
	char *rx_data_skews[4] = {
		"rxd0-skew-psec", "rxd1-skew-psec",
		"rxd2-skew-psec", "rxd3-skew-psec"
	};
	char *tx_data_skews[4] = {
		"txd0-skew-psec", "txd1-skew-psec",
		"txd2-skew-psec", "txd3-skew-psec"
	};
	char *control_skews[2] = {"txen-skew-psec", "rxdv-skew-psec"};
	const struct device *dev_walker;
	int ret;

	dev_walker = &phydev->mdio.dev;
	do {
		of_node = dev_walker->of_node;
		dev_walker = dev_walker->parent;
	} while (!of_node && dev_walker);

	if (!of_node)
		return 0;

	ret = ksz9131_of_load_skew_values(phydev, of_node,
					  MII_KSZ9031RN_CLK_PAD_SKEW, 5,
					  clk_skews, 2);
	if (ret < 0)
		return ret;

	ret = ksz9131_of_load_skew_values(phydev, of_node,
					  MII_KSZ9031RN_CONTROL_PAD_SKEW, 4,
					  control_skews, 2);
	if (ret < 0)
		return ret;

	ret = ksz9131_of_load_skew_values(phydev, of_node,
					  MII_KSZ9031RN_RX_DATA_PAD_SKEW, 4,
					  rx_data_skews, 4);
	if (ret < 0)
		return ret;

	ret = ksz9131_of_load_skew_values(phydev, of_node,
					  MII_KSZ9031RN_TX_DATA_PAD_SKEW, 4,
					  tx_data_skews, 4);
	if (ret < 0)
		return ret;

	return 0;
}

713
#define KSZ8873MLL_GLOBAL_CONTROL_4	0x06
Johan Hovold's avatar
Johan Hovold committed
714
715
#define KSZ8873MLL_GLOBAL_CONTROL_4_DUPLEX	BIT(6)
#define KSZ8873MLL_GLOBAL_CONTROL_4_SPEED	BIT(4)
716
static int ksz8873mll_read_status(struct phy_device *phydev)
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
{
	int regval;

	/* dummy read */
	regval = phy_read(phydev, KSZ8873MLL_GLOBAL_CONTROL_4);

	regval = phy_read(phydev, KSZ8873MLL_GLOBAL_CONTROL_4);

	if (regval & KSZ8873MLL_GLOBAL_CONTROL_4_DUPLEX)
		phydev->duplex = DUPLEX_HALF;
	else
		phydev->duplex = DUPLEX_FULL;

	if (regval & KSZ8873MLL_GLOBAL_CONTROL_4_SPEED)
		phydev->speed = SPEED_10;
	else
		phydev->speed = SPEED_100;

	phydev->link = 1;
	phydev->pause = phydev->asym_pause = 0;

	return 0;
}

741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
static int ksz9031_get_features(struct phy_device *phydev)
{
	int ret;

	ret = genphy_read_abilities(phydev);
	if (ret < 0)
		return ret;

	/* Silicon Errata Sheet (DS80000691D or DS80000692D):
	 * Whenever the device's Asymmetric Pause capability is set to 1,
	 * link-up may fail after a link-up to link-down transition.
	 *
	 * Workaround:
	 * Do not enable the Asymmetric Pause capability bit.
	 */
	linkmode_clear_bit(ETHTOOL_LINK_MODE_Asym_Pause_BIT, phydev->supported);

	/* We force setting the Pause capability as the core will force the
	 * Asymmetric Pause capability to 1 otherwise.
	 */
	linkmode_set_bit(ETHTOOL_LINK_MODE_Pause_BIT, phydev->supported);

	return 0;
}

766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
static int ksz9031_read_status(struct phy_device *phydev)
{
	int err;
	int regval;

	err = genphy_read_status(phydev);
	if (err)
		return err;

	/* Make sure the PHY is not broken. Read idle error count,
	 * and reset the PHY if it is maxed out.
	 */
	regval = phy_read(phydev, MII_STAT1000);
	if ((regval & 0xFF) == 0xFF) {
		phy_init_hw(phydev);
		phydev->link = 0;
782
783
		if (phydev->drv->config_intr && phy_interrupt_is_valid(phydev))
			phydev->drv->config_intr(phydev);
784
		return genphy_config_aneg(phydev);
785
786
787
788
789
	}

	return 0;
}

790
791
792
793
794
static int ksz8873mll_config_aneg(struct phy_device *phydev)
{
	return 0;
}

795
796
797
798
799
800
801
802
803
804
static int kszphy_get_sset_count(struct phy_device *phydev)
{
	return ARRAY_SIZE(kszphy_hw_stats);
}

static void kszphy_get_strings(struct phy_device *phydev, u8 *data)
{
	int i;

	for (i = 0; i < ARRAY_SIZE(kszphy_hw_stats); i++) {
805
806
		strlcpy(data + i * ETH_GSTRING_LEN,
			kszphy_hw_stats[i].string, ETH_GSTRING_LEN);
807
808
809
810
811
812
813
	}
}

static u64 kszphy_get_stat(struct phy_device *phydev, int i)
{
	struct kszphy_hw_stat stat = kszphy_hw_stats[i];
	struct kszphy_priv *priv = phydev->priv;
814
815
	int val;
	u64 ret;
816
817
818

	val = phy_read(phydev, stat.reg);
	if (val < 0) {
819
		ret = U64_MAX;
820
821
822
	} else {
		val = val & ((1 << stat.bits) - 1);
		priv->stats[i] += val;
823
		ret = priv->stats[i];
824
825
	}

826
	return ret;
827
828
829
830
831
832
833
834
835
836
837
}

static void kszphy_get_stats(struct phy_device *phydev,
			     struct ethtool_stats *stats, u64 *data)
{
	int i;

	for (i = 0; i < ARRAY_SIZE(kszphy_hw_stats); i++)
		data[i] = kszphy_get_stat(phydev, i);
}

838
static int kszphy_suspend(struct phy_device *phydev)
839
{
840
841
842
843
844
845
	/* Disable PHY Interrupts */
	if (phy_interrupt_is_valid(phydev)) {
		phydev->interrupts = PHY_INTERRUPT_DISABLED;
		if (phydev->drv->config_intr)
			phydev->drv->config_intr(phydev);
	}
846

847
848
	return genphy_suspend(phydev);
}
849

850
851
static int kszphy_resume(struct phy_device *phydev)
{
852
853
	int ret;

854
	genphy_resume(phydev);
855

856
857
858
859
	ret = kszphy_config_reset(phydev);
	if (ret)
		return ret;

860
861
862
863
864
865
	/* Enable PHY Interrupts */
	if (phy_interrupt_is_valid(phydev)) {
		phydev->interrupts = PHY_INTERRUPT_ENABLED;
		if (phydev->drv->config_intr)
			phydev->drv->config_intr(phydev);
	}
866
867
868
869

	return 0;
}

870
871
872
static int kszphy_probe(struct phy_device *phydev)
{
	const struct kszphy_type *type = phydev->drv->driver_data;
873
	const struct device_node *np = phydev->mdio.dev.of_node;
874
	struct kszphy_priv *priv;
875
	struct clk *clk;
876
	int ret;
877

878
	priv = devm_kzalloc(&phydev->mdio.dev, sizeof(*priv), GFP_KERNEL);
879
880
881
882
883
884
885
	if (!priv)
		return -ENOMEM;

	phydev->priv = priv;

	priv->type = type;

886
887
888
889
890
891
892
	if (type->led_mode_reg) {
		ret = of_property_read_u32(np, "micrel,led-mode",
				&priv->led_mode);
		if (ret)
			priv->led_mode = -1;

		if (priv->led_mode > 3) {
893
894
			phydev_err(phydev, "invalid led mode: 0x%02x\n",
				   priv->led_mode);
895
896
897
898
899
900
			priv->led_mode = -1;
		}
	} else {
		priv->led_mode = -1;
	}

901
	clk = devm_clk_get(&phydev->mdio.dev, "rmii-ref");
902
903
	/* NOTE: clk may be NULL if building without CONFIG_HAVE_CLK */
	if (!IS_ERR_OR_NULL(clk)) {
904
		unsigned long rate = clk_get_rate(clk);
905
		bool rmii_ref_clk_sel_25_mhz;
906

907
		priv->rmii_ref_clk_sel = type->has_rmii_ref_clk_sel;
908
909
		rmii_ref_clk_sel_25_mhz = of_property_read_bool(np,
				"micrel,rmii-reference-clock-select-25-mhz");
910

911
		if (rate > 24500000 && rate < 25500000) {
912
			priv->rmii_ref_clk_sel_val = rmii_ref_clk_sel_25_mhz;
913
		} else if (rate > 49500000 && rate < 50500000) {
914
			priv->rmii_ref_clk_sel_val = !rmii_ref_clk_sel_25_mhz;
915
		} else {
916
917
			phydev_err(phydev, "Clock rate out of range: %ld\n",
				   rate);
918
919
920
921
			return -EINVAL;
		}
	}

922
923
924
925
926
927
928
	/* Support legacy board-file configuration */
	if (phydev->dev_flags & MICREL_PHY_50MHZ_CLK) {
		priv->rmii_ref_clk_sel = true;
		priv->rmii_ref_clk_sel_val = true;
	}

	return 0;
929
930
}

931
932
static struct phy_driver ksphy_driver[] = {
{
Choi, David's avatar
Choi, David committed
933
	.phy_id		= PHY_ID_KS8737,
934
	.phy_id_mask	= MICREL_PHY_ID_MASK,
Choi, David's avatar
Choi, David committed
935
	.name		= "Micrel KS8737",
936
	/* PHY_BASIC_FEATURES */
937
	.driver_data	= &ks8737_type,
Choi, David's avatar
Choi, David committed
938
939
	.config_init	= kszphy_config_init,
	.ack_interrupt	= kszphy_ack_interrupt,
940
	.config_intr	= kszphy_config_intr,
941
942
	.suspend	= genphy_suspend,
	.resume		= genphy_resume,
943
944
945
}, {
	.phy_id		= PHY_ID_KSZ8021,
	.phy_id_mask	= 0x00ffffff,
946
	.name		= "Micrel KSZ8021 or KSZ8031",
947
	/* PHY_BASIC_FEATURES */
948
	.driver_data	= &ksz8021_type,
949
	.probe		= kszphy_probe,
950
	.config_init	= kszphy_config_init,
951
952
	.ack_interrupt	= kszphy_ack_interrupt,
	.config_intr	= kszphy_config_intr,
953
954
955
	.get_sset_count = kszphy_get_sset_count,
	.get_strings	= kszphy_get_strings,
	.get_stats	= kszphy_get_stats,
956
957
	.suspend	= genphy_suspend,
	.resume		= genphy_resume,
958
959
960
961
}, {
	.phy_id		= PHY_ID_KSZ8031,
	.phy_id_mask	= 0x00ffffff,
	.name		= "Micrel KSZ8031",
962
	/* PHY_BASIC_FEATURES */
963
	.driver_data	= &ksz8021_type,
964
	.probe		= kszphy_probe,
965
	.config_init	= kszphy_config_init,
966
967
	.ack_interrupt	= kszphy_ack_interrupt,
	.config_intr	= kszphy_config_intr,
968
969
970
	.get_sset_count = kszphy_get_sset_count,
	.get_strings	= kszphy_get_strings,
	.get_stats	= kszphy_get_stats,
971
972
	.suspend	= genphy_suspend,
	.resume		= genphy_resume,
973
}, {
974
	.phy_id		= PHY_ID_KSZ8041,
975
	.phy_id_mask	= MICREL_PHY_ID_MASK,
976
	.name		= "Micrel KSZ8041",
977
	/* PHY_BASIC_FEATURES */
978
979
	.driver_data	= &ksz8041_type,
	.probe		= kszphy_probe,
980
981
	.config_init	= ksz8041_config_init,
	.config_aneg	= ksz8041_config_aneg,
Choi, David's avatar
Choi, David committed
982
983
	.ack_interrupt	= kszphy_ack_interrupt,
	.config_intr	= kszphy_config_intr,
984
985
986
	.get_sset_count = kszphy_get_sset_count,
	.get_strings	= kszphy_get_strings,
	.get_stats	= kszphy_get_stats,
987
988
	.suspend	= genphy_suspend,
	.resume		= genphy_resume,
989
990
}, {
	.phy_id		= PHY_ID_KSZ8041RNLI,
991
	.phy_id_mask	= MICREL_PHY_ID_MASK,
992
	.name		= "Micrel KSZ8041RNLI",
993
	/* PHY_BASIC_FEATURES */
994
995
996
	.driver_data	= &ksz8041_type,
	.probe		= kszphy_probe,
	.config_init	= kszphy_config_init,
997
998
	.ack_interrupt	= kszphy_ack_interrupt,
	.config_intr	= kszphy_config_intr,
999
1000
	.get_sset_count = kszphy_get_sset_count,
	.get_strings	= kszphy_get_strings,
For faster browsing, not all history is shown. View entire blame