am4372.dtsi 10.1 KB
Newer Older
1
2
3
4
5
6
7
8
9
10
/*
 * Device Tree Source for AM4372 SoC
 *
 * Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/
 *
 * This file is licensed under the terms of the GNU General Public License
 * version 2.  This program is licensed "as is" without any warranty of any
 * kind, whether express or implied.
 */

11
#include <dt-bindings/bus/ti-sysc.h>
12
#include <dt-bindings/gpio/gpio.h>
13
#include <dt-bindings/interrupt-controller/arm-gic.h>
14
#include <dt-bindings/clock/am4.h>
15
16
17

/ {
	compatible = "ti,am4372", "ti,am43";
18
	interrupt-parent = <&wakeupgen>;
19
20
	#address-cells = <1>;
	#size-cells = <1>;
21
	chosen { };
22

23
	memory@0 {
24
25
26
		device_type = "memory";
		reg = <0 0>;
	};
27
28

	aliases {
29
30
31
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		i2c2 = &i2c2;
32
		serial0 = &uart0;
33
34
35
36
37
		serial1 = &uart1;
		serial2 = &uart2;
		serial3 = &uart3;
		serial4 = &uart4;
		serial5 = &uart5;
38
39
		ethernet0 = &cpsw_emac0;
		ethernet1 = &cpsw_emac1;
40
		spi0 = &qspi;
41
42
43
	};

	cpus {
44
45
		#address-cells = <1>;
		#size-cells = <0>;
46
		cpu: cpu@0 {
47
			compatible = "arm,cortex-a9";
48
49
			device_type = "cpu";
			reg = <0>;
50
51
52
53

			clocks = <&dpll_mpu_ck>;
			clock-names = "cpu";

54
55
			operating-points-v2 = <&cpu0_opp_table>;

56
			clock-latency = <300000>; /* From omap-cpufreq driver */
57
58
59
		};
	};

60
61
62
	cpu0_opp_table: opp-table {
		compatible = "operating-points-v2-ti-cpu";
		syscon = <&scm_conf>;
63

64
		opp50-300000000 {
65
66
67
68
69
70
			opp-hz = /bits/ 64 <300000000>;
			opp-microvolt = <950000 931000 969000>;
			opp-supported-hw = <0xFF 0x01>;
			opp-suspend;
		};

71
		opp100-600000000 {
72
73
74
75
76
			opp-hz = /bits/ 64 <600000000>;
			opp-microvolt = <1100000 1078000 1122000>;
			opp-supported-hw = <0xFF 0x04>;
		};

77
		opp120-720000000 {
78
79
80
81
82
			opp-hz = /bits/ 64 <720000000>;
			opp-microvolt = <1200000 1176000 1224000>;
			opp-supported-hw = <0xFF 0x08>;
		};

83
		oppturbo-800000000 {
84
85
86
87
88
			opp-hz = /bits/ 64 <800000000>;
			opp-microvolt = <1260000 1234800 1285200>;
			opp-supported-hw = <0xFF 0x10>;
		};

89
		oppnitro-1000000000 {
90
91
92
93
94
95
			opp-hz = /bits/ 64 <1000000000>;
			opp-microvolt = <1325000 1298500 1351500>;
			opp-supported-hw = <0xFF 0x20>;
		};
	};

Dave Gerlach's avatar
Dave Gerlach committed
96
97
98
99
100
101
102
103
104
105
	soc {
		compatible = "ti,omap-infra";
		mpu {
			compatible = "ti,omap4-mpu";
			ti,hwmods = "mpu";
			pm-sram = <&pm_sram_code
				   &pm_sram_data>;
		};
	};

106
107
108
109
110
111
	gic: interrupt-controller@48241000 {
		compatible = "arm,cortex-a9-gic";
		interrupt-controller;
		#interrupt-cells = <3>;
		reg = <0x48241000 0x1000>,
		      <0x48240100 0x0100>;
112
113
114
115
116
117
118
119
120
		interrupt-parent = <&gic>;
	};

	wakeupgen: interrupt-controller@48281000 {
		compatible = "ti,omap4-wugen-mpu";
		interrupt-controller;
		#interrupt-cells = <3>;
		reg = <0x48281000 0x1000>;
		interrupt-parent = <&gic>;
121
122
	};

123
124
125
126
127
128
129
130
	scu: scu@48240000 {
		compatible = "arm,cortex-a9-scu";
		reg = <0x48240000 0x100>;
	};

	global_timer: timer@48240200 {
		compatible = "arm,cortex-a9-global-timer";
		reg = <0x48240200 0x100>;
131
		interrupts = <GIC_PPI 11 IRQ_TYPE_EDGE_RISING>;
132
		interrupt-parent = <&gic>;
133
		clocks = <&mpu_periphclk>;
134
135
136
137
138
	};

	local_timer: timer@48240600 {
		compatible = "arm,cortex-a9-twd-timer";
		reg = <0x48240600 0x100>;
139
		interrupts = <GIC_PPI 13 IRQ_TYPE_EDGE_RISING>;
140
		interrupt-parent = <&gic>;
141
		clocks = <&mpu_periphclk>;
142
143
	};

144
145
146
147
148
149
150
	l2-cache-controller@48242000 {
		compatible = "arm,pl310-cache";
		reg = <0x48242000 0x1000>;
		cache-unified;
		cache-level = <2>;
	};

151
	ocp@44000000 {
152
		compatible = "ti,am4372-l3-noc", "simple-bus";
153
154
155
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
156
		ti,hwmods = "l3_main";
157
		ti,no-idle;
158
159
160
161
		reg = <0x44000000 0x400000
		       0x44800000 0x400000>;
		interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
162

163
		l4_wkup: interconnect@44c00000 {
164
165
166
167
168
169
170
171
			wkup_m3: wkup_m3@100000 {
				compatible = "ti,am4372-wkup-m3";
				reg = <0x100000 0x4000>,
				      <0x180000	0x2000>;
				reg-names = "umem", "dmem";
				ti,hwmods = "wkup_m3";
				ti,pm-firmware = "am335x-pm-firmware.elf";
			};
172
173
174
175
		};
		l4_per: interconnect@48000000 {
		};
		l4_fast: interconnect@4a000000 {
Tero Kristo's avatar
Tero Kristo committed
176
177
		};

Dave Gerlach's avatar
Dave Gerlach committed
178
179
180
181
		emif: emif@4c000000 {
			compatible = "ti,emif-am4372";
			reg = <0x4c000000 0x1000000>;
			ti,hwmods = "emif";
182
			interrupts = <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>;
183
			ti,no-idle;
184
185
			sram = <&pm_sram_code
				&pm_sram_data>;
Dave Gerlach's avatar
Dave Gerlach committed
186
187
		};

188
		edma: edma@49000000 {
189
190
191
192
			compatible = "ti,edma3-tpcc";
			ti,hwmods = "tpcc";
			reg =	<0x49000000 0x10000>;
			reg-names = "edma3_cc";
193
			interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>,
194
195
				     <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
196
			interrupt-names = "edma3_ccint", "edma3_mperr",
197
198
199
200
201
202
203
					  "edma3_ccerrint";
			dma-requests = <64>;
			#dma-cells = <2>;

			ti,tptcs = <&edma_tptc0 7>, <&edma_tptc1 5>,
				   <&edma_tptc2 0>;

204
			ti,edma-memcpy-channels = <58 59>;
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
		};

		edma_tptc0: tptc@49800000 {
			compatible = "ti,edma3-tptc";
			ti,hwmods = "tptc0";
			reg =	<0x49800000 0x100000>;
			interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "edma3_tcerrint";
		};

		edma_tptc1: tptc@49900000 {
			compatible = "ti,edma3-tptc";
			ti,hwmods = "tptc1";
			reg =	<0x49900000 0x100000>;
			interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "edma3_tcerrint";
		};

		edma_tptc2: tptc@49a00000 {
			compatible = "ti,edma3-tptc";
			ti,hwmods = "tptc2";
			reg =	<0x49a00000 0x100000>;
			interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "edma3_tcerrint";
229
		};
230

231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
		target-module@47810000 {
			compatible = "ti,sysc-omap2", "ti,sysc";
			reg = <0x478102fc 0x4>,
			      <0x47810110 0x4>,
			      <0x47810114 0x4>;
			reg-names = "rev", "sysc", "syss";
			ti,sysc-mask = <(SYSC_OMAP2_CLOCKACTIVITY |
					 SYSC_OMAP2_ENAWAKEUP |
					 SYSC_OMAP2_SOFTRESET |
					 SYSC_OMAP2_AUTOIDLE)>;
			ti,sysc-sidle = <SYSC_IDLE_FORCE>,
					<SYSC_IDLE_NO>,
					<SYSC_IDLE_SMART>;
			ti,syss-mask = <1>;
			clocks = <&l3s_clkctrl AM4_L3S_MMC3_CLKCTRL 0>;
			clock-names = "fck";
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0x0 0x47810000 0x1000>;

			mmc3: mmc@0 {
				compatible = "ti,omap4-hsmmc";
				ti,needs-special-reset;
				interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;
				reg = <0x0 0x1000>;
			};
257
258
		};

259
260
		sham_target: target-module@53100000 {
			compatible = "ti,sysc-omap3-sham", "ti,sysc";
261
			ti,hwmods = "sham";
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
			reg = <0x53100100 0x4>,
			      <0x53100110 0x4>,
			      <0x53100114 0x4>;
			reg-names = "rev", "sysc", "syss";
			ti,sysc-mask = <(SYSC_OMAP2_SOFTRESET |
					 SYSC_OMAP2_AUTOIDLE)>;
			ti,sysc-sidle = <SYSC_IDLE_FORCE>,
					<SYSC_IDLE_NO>,
					<SYSC_IDLE_SMART>;
			ti,syss-mask = <1>;
			/* Domains (P, C): per_pwrdm, l3_clkdm */
			clocks = <&l3_clkctrl AM4_L3_SHAM_CLKCTRL 0>;
			clock-names = "fck";
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0x0 0x53100000 0x1000>;

			sham: sham@0 {
				compatible = "ti,omap5-sham";
				reg = <0 0x300>;
				dmas = <&edma 36 0>;
				dma-names = "rx";
				interrupts = <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>;
			};
286
		};
287
288
289
290
291
292

		aes: aes@53501000 {
			compatible = "ti,omap4-aes";
			ti,hwmods = "aes";
			reg = <0x53501000 0xa0>;
			interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>;
293
294
			dmas = <&edma 6 0>,
				<&edma 5 0>;
295
			dma-names = "tx", "rx";
296
		};
297
298
299
300
301
302

		des: des@53701000 {
			compatible = "ti,omap4-des";
			ti,hwmods = "des";
			reg = <0x53701000 0xa0>;
			interrupts = <GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH>;
303
304
			dmas = <&edma 34 0>,
				<&edma 33 0>;
305
			dma-names = "tx", "rx";
306
		};
307

308
309
310
		gpmc: gpmc@50000000 {
			compatible = "ti,am3352-gpmc";
			ti,hwmods = "gpmc";
311
			dmas = <&edma 52 0>;
312
			dma-names = "rxtx";
313
314
315
316
317
318
319
320
			clocks = <&l3s_gclk>;
			clock-names = "fck";
			reg = <0x50000000 0x2000>;
			interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>;
			gpmc,num-cs = <7>;
			gpmc,num-waitpins = <2>;
			#address-cells = <2>;
			#size-cells = <1>;
321
322
			interrupt-controller;
			#interrupt-cells = <2>;
323
324
			gpio-controller;
			#gpio-cells = <2>;
325
326
			status = "disabled";
		};
327

328
329
		target-module@47900000 {
			compatible = "ti,sysc-omap4", "ti,sysc";
330
			ti,hwmods = "qspi";
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
			reg = <0x47900000 0x4>,
			      <0x47900010 0x4>;
			reg-names = "rev", "sysc";
			ti,sysc-sidle = <SYSC_IDLE_FORCE>,
					<SYSC_IDLE_NO>,
					<SYSC_IDLE_SMART>,
					<SYSC_IDLE_SMART_WKUP>;
			clocks = <&l3s_clkctrl AM4_L3S_QSPI_CLKCTRL 0>;
			clock-names = "fck";
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0x0 0x47900000 0x1000>,
				 <0x30000000 0x30000000 0x4000000>;

			qspi: spi@0 {
				compatible = "ti,am4372-qspi";
				reg = <0 0x100>,
				      <0x30000000 0x4000000>;
				reg-names = "qspi_base", "qspi_mmap";
				clocks = <&dpll_per_m2_div4_ck>;
				clock-names = "fck";
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <0 138 0x4>;
				num-cs = <4>;
			};
357
		};
358

359
360
361
362
363
364
365
366
367
368
369
		dss: dss@4832a000 {
			compatible = "ti,omap3-dss";
			reg = <0x4832a000 0x200>;
			status = "disabled";
			ti,hwmods = "dss_core";
			clocks = <&disp_clk>;
			clock-names = "fck";
			#address-cells = <1>;
			#size-cells = <1>;
			ranges;

370
			dispc: dispc@4832a400 {
371
372
373
374
375
376
				compatible = "ti,omap3-dispc";
				reg = <0x4832a400 0x400>;
				interrupts = <GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>;
				ti,hwmods = "dss_dispc";
				clocks = <&disp_clk>;
				clock-names = "fck";
377
378

				max-memory-bandwidth = <230000000>;
379
380
381
382
383
384
385
386
			};

			rfbi: rfbi@4832a800 {
				compatible = "ti,omap3-rfbi";
				reg = <0x4832a800 0x100>;
				ti,hwmods = "dss_rfbi";
				clocks = <&disp_clk>;
				clock-names = "fck";
387
				status = "disabled";
388
389
			};
		};
390

391
		ocmcram: sram@40300000 {
392
393
			compatible = "mmio-sram";
			reg = <0x40300000 0x40000>; /* 256k */
394
395
396
397
			ranges = <0x0 0x40300000 0x40000>;
			#address-cells = <1>;
			#size-cells = <1>;

398
			pm_sram_code: pm-code-sram@0 {
399
400
401
402
403
				compatible = "ti,sram";
				reg = <0x0 0x1000>;
				protect-exec;
			};

404
			pm_sram_data: pm-data-sram@1000 {
405
406
407
408
				compatible = "ti,sram";
				reg = <0x1000 0x1000>;
				pool;
			};
409
		};
410
411
	};
};
Tero Kristo's avatar
Tero Kristo committed
412

413
#include "am437x-l4.dtsi"
414
#include "am43xx-clocks.dtsi"
Tero Kristo's avatar
Tero Kristo committed
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440

&prcm {
	prm_gfx: prm@400 {
		compatible = "ti,am4-prm-inst", "ti,omap-prm-inst";
		reg = <0x400 0x100>;
		#reset-cells = <1>;
	};

	prm_per: prm@800 {
		compatible = "ti,am4-prm-inst", "ti,omap-prm-inst";
		reg = <0x800 0x100>;
		#reset-cells = <1>;
	};

	prm_wkup: prm@2000 {
		compatible = "ti,am4-prm-inst", "ti,omap-prm-inst";
		reg = <0x2000 0x100>;
		#reset-cells = <1>;
	};

	prm_device: prm@4000 {
		compatible = "ti,am4-prm-inst", "ti,omap-prm-inst";
		reg = <0x4000 0x100>;
		#reset-cells = <1>;
	};
};