Skip to content

N1sdp/c2c phase 1

Created by: manojkumar-arm

This patch set contains patches to enable multichip initialization with two N1SDP systems over CCIX link. Phase 1 performs CCIX initialization and exposes slave DDR memory to master CPUs. Slave core power-up sequencing will be added in next patchset.

Merge request reports