Skip to content
GitLab
Explore
Sign in
Overview
Active
Stale
All
cpu-cap-rework/v3
5aae8f62
·
arm64: Add work around for Arm Cortex-A55 Erratum 1024718
·
Feb 09, 2018
cpu-caps-rework/v1
c9548da8
·
arm64: Add work around for Arm Cortex-A55 Erratum 1024718
·
Jan 23, 2018
dsu/v11
3cf1a48e
·
perf: ARM DynamIQ Shared Unit PMU support
·
Jan 02, 2018
4.14/dsu-v10
7188684c
·
perf: ARM DynamIQ Shared Unit PMU support
·
Nov 03, 2017
4.14/dsu-v9
19a83a6c
·
perf: ARM DynamIQ Shared Unit PMU support
·
Oct 31, 2017
4.14/dsu-v9-1
02544158
·
perf: ARM DynamIQ Shared Unit PMU support
·
Oct 31, 2017
4.14/dsu-v8
9815bb37
·
perf: ARM DynamIQ Shared Unit PMU support
·
Oct 10, 2017
4.13/dsu-v6
36100981
·
perf: ARM DynamIQ Shared Unit PMU support
·
Aug 21, 2017
4.13/dsu-v5
2899a4d8
·
perf: ARM DynamIQ Shared Unit PMU support
·
Aug 08, 2017
4.13/dsu-v4
89911568
·
perf: ARM DynamIQ Shared Unit PMU support
·
Aug 07, 2017
4.13/dsu-v3
45ec91a5
·
perf: ARM DynamIQ Shared Unit PMU support
·
Jul 26, 2017
4.13/dsu-v2
0f260447
·
perf: ARM DynamIQ Shared Unit PMU support
·
Jul 24, 2017
coresight-soc-600/v4
5f2f2743
·
coresight: Add support for Coresight SoC 600 components
·
Jul 18, 2017
coresight-soc-600/v3
4e5b52ec
·
coresight: Add support for Coresight SoC 600 components
·
Jul 12, 2017
4.12/dsu-v1
default
d1ff0ef1
·
perf: ARM DynamIQ Shared Unit PMU support
·
Jul 07, 2017
ctr-v4
2cacc1f5
·
arm64: Work around systems with mismatched cache line sizes
·
Sep 09, 2016
ctr-v3
b5344bca
·
arm64: Work around systems with mismatched cache line sizes
·
Sep 05, 2016
ctr-v2
6dd31762
·
arm64: Work around systems with mismatched cache line sizes
·
Aug 24, 2016
ctr-emulation
fd50f44b
·
arm64: Work around systems with mismatched cache line sizes
·
Aug 17, 2016
maxcpus/v5
d5be13c9
·
arm64: Fix behavior of maxcpus=N
·
Apr 25, 2016
Prev
1
2
3
4
Next